|
English
|
正體中文
|
简体中文
|
Total items :2853522
|
|
Visitors :
45197643
Online Users :
757
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"顏金泰"
Showing items 21-45 of 100 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page
| 中華大學 |
2011 |
Simultaneous Escape Routing Based on Routability-Driven Net Ordering
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2011 |
考量不同佈局需求的單層繞線系統開發
|
顏金泰 |
| 中華大學 |
2010 |
Thermal Via Planning for Temperature Reduction in 3D ICs
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
Low-Cost Low-Power Bypassing-Based Multiplier Design
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
Routability-Driven Flip-Flop Merging Process for Clock Power Reduction
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
Routability-driven partitioning-based IO assignment for flip-chip designs
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
Routability-Driven RDL Routing with Pin Reassignment
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
Two-Sided Single-Detour Untangling for Bus Routing
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
Ordered Escape Routing via Routability-Driven Pin Assignment
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
Width-constrained Wire Sizing for Non-tree Interconnections
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
Obstacle-Aware Longest Path using Rectangular Pattern Detouring in Routing Grids
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
Resource-Constrained Timing-Driven Link Insertion for Critical Delay Reduction
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2010 |
在高密度印刷電路板設計下的匯流排導向繞線系統開發
|
顏金泰 |
| 中華大學 |
2009 |
Optimal Transformation of Non-tree Topologies for Timing Analysis
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2009 |
Low-Power Multiplier Design with Row and Column Bypassing
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2009 |
RDL Pre-assignment Routing for Flip-Chip Designs
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2009 |
IO Connection Assignment and RDL Routing for Flip-Chip Designs
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2009 |
Construction of Constrained Multi-Bit Flip-Flops for Clock Power Reduction
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2009 |
Accurate Transformation-Based Timing Analysis for RC Non-tree Circuits
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2009 |
Redundant Wire Insertion for Yield Improvement
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2009 |
考量溫度限制之三維晶片版面規劃與擺置系統開發
|
顏金泰 |
| 中華大學 |
2009 |
計算機組織與結構概論
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2008 |
Timing-Driven Octilinear Steiner Tree Construction Based on Steiner-Point Reassignment and Path Reconstruction
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2008 |
Timing-Constrained Yield-driven Redundant Via Insertion
|
顏金泰; YAN, JIN-TAI |
| 中華大學 |
2008 |
Thermal-Driven White Space Redistribution for Block-Level Floorplans
|
顏金泰; YAN, JIN-TAI |
Showing items 21-45 of 100 (4 Page(s) Totally)
1 2 3 4 > >>
View [10|25|50] records per page
|
