|
"馮武雄"的相关文件
显示项目 101-125 / 177 (共8页)
<< < 1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目
| 國立臺灣大學 |
1989-08 |
The Control Model for a Knowledge-Based Approach to VLSI Compaction Design
|
Chen, S. F. Steven; Hsiao, P. Y.; 馮武雄; Wang, W. T.; Dai, S. N.; Chen, S. F. Steven; Hsiao, P. Y.; Feng, Wu-Shiung; Wang, W. T.; Dai, S. N. |
| 國立臺灣大學 |
1989-06 |
An Improved Control Strategy for Expert Compaction Design
|
Hsiao, P. Y.; Chen, H. F.; 馮武雄; Chen, S. J.; Tsai, C. C.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, S. J.; Tsai, C. C. |
| 國立臺灣大學 |
1989-06 |
An Improved Control Strategy for Expert Layout Compaction Design
|
Hsiao, P. Y.; Chen, H. F.; 馮武雄; 陳少傑; Tsai, C. C.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C. |
| 臺大學術典藏 |
1989-06 |
An Improved Control Strategy for Expert Layout Compaction Design
|
Chen, H. F.; 馮武雄; 陳少傑; Tsai, C. C.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C.; Hsiao, P. Y.; Hsiao, P. Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C. |
| 國立臺灣大學 |
1989 |
A Novel Implementation of Pipelined Toeplitz System Solver
|
Jou, I. C.; Hu, Y. H.; 馮武雄; Jou, I. C.; Hu, Y. H.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1989 |
Constrained Via Minimization for Three-Layer Routing
|
Chang, K. E.; Jyu, H. F.; 馮武雄; Chang, K. E.; Jyu, H. F.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1989 |
Graph Contractibility Problem for VLSI Layer Assignment
|
Chang, K. E.; 馮武雄; Chang, K. E.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1989 |
Using Hierarchical Multiple Storage Quad Tree on a Constraint-Graph Layout Compaction
|
Hsiao, P. Y.; 馮武雄; Hsiao, P. Y.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1989 |
A Heuristic Scanning Line Approach for an Expert Layout Compactor
|
Hsiao, P. Y.; Chen, S. F. Steven; 馮武雄; Hsiao, P. Y.; Chen, S. F. Steven; Feng, Wu-Shiung |
| 國立臺灣大學 |
1989 |
An Efficient Layer Assignment for Three-Layer Restrictive VLSI Routing
|
Chang, K. E.; Fang, S. C.; 馮武雄; Chang, K. E.; Fang, S. C.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1989 |
Generalized Terminal Connectivity Problem for Multi-Layer Layout Scheme
|
Tsai, C. C.; 馮武雄; 陳少傑; Hsiao, P, Y.; Chen, H. F.; Tsai, C. C.; Feng, Wu-Shiung; Chen, Sao-Jie; Hsiao, P, Y.; Chen, H. F. |
| 國立臺灣大學 |
1989 |
The Pin Alignment in VLSI Routing with Movable Terminals
|
Chang, K. E.; Fu, C. M.; 馮武雄; Chang, K. E.; Fu, C. M.; Feng, Wu-Shiung |
| 臺大學術典藏 |
1989 |
Generalized Terminal Connectivity Problem for Multi-Layer Layout Scheme
|
Tsai, C. C.; Hsiao, P, Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Tsai, C. C.; 馮武雄; 陳少傑; Hsiao, P, Y.; Chen, H. F.; Feng, Wu-Shiung; Chen, Sao-Jie; Chen, H. F. |
| 國立臺灣大學 |
1988-12 |
An Incremental Design Rule Checking Based on Quad Tree Representations
|
Hsiao, P. Y.; 馮武雄; Hsiao, P. Y.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1988 |
超大型積體電路之元件模擬
|
龐台銘; 馮武雄; Parng, Tai-Ming; 馮武雄 |
| 國立臺灣大學 |
1988 |
積體式CAD/VLSI模擬系統
|
龐台銘; 馮武雄; Parng, Tai-Ming; 馮武雄 |
| 國立臺灣大學 |
1988 |
A Global Approach for Via Minimization
|
Jyu, H. F.; 馮武雄; Jyu, H. F.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1988 |
A Rule-Based Compactor for VLSI/CAD Mask Layout
|
Hsiao, P. Y.; Syau, C. Y.; 馮武雄; 龐台銘; Hsu, C. C.; Hsiao, P. Y.; Syau, C. Y.; Feng, Wu-Shiung; Parng, Tai-Ming; Hsu, C. C. |
| 國立臺灣大學 |
1988 |
A Rule-Based Expert System for VLSI Layout Compaction
|
Hsiao, P. Y.; 馮武雄; Hsiao, P. Y.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1988 |
An Edge-Oriented Compaction Scheme Based on Multiple Storage Quad Tree
|
Hsiao, P. Y.; 馮武雄; Hsiao, P. Y.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1988 |
The Topological Order Determination for Three-Layer Channel Routing Problem
|
Chang, K. E.; Lai, T. H.; 馮武雄; Chang, K. E.; Lai, T. H.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1988 |
積體式CAD/VLSI模擬系統
|
林逢慶; 馮武雄; Lin, Ferng-Ching; 馮武雄 |
| 國立臺灣大學 |
1987-12 |
A New Dynamic Switch-Box Router
|
Chang, K. E.; 馮武雄; Chang, K. E.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1987-09 |
A Fault Grader
|
Chen, T. H.; 馮武雄; 林呈祥; Chen, T. H.; Feng, Wu-Shiung; Lin, Chen-Shang |
| 國立臺灣大學 |
1987-09 |
Automatic Floorplan and Placement for Hierarchical Layout System
|
Chen, J. Y.; 馮武雄; Chen, J. Y.; Feng, Wu-Shiung |
显示项目 101-125 / 177 (共8页)
<< < 1 2 3 4 5 6 7 8 > >>
每页显示[10|25|50]项目
|
