臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"馮武雄"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 131-155 of 177 (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
國立臺灣大學	1987	HILAS-Hierarchical Interactive Layout System	Tsai, C. C.; 馮武雄; Tsai, C. C.; Feng, Wu-Shiung
國立臺灣大學	1987	Placement and Routing with Power/Ground	Chen, J. Y.; Wang, C. S.; Tseng, J. N.; 馮武雄; Chen, J. Y.; Wang, C. S.; Tseng, J. N.; Feng, Wu-Shiung
國立臺灣大學	1987	Two-Layer Corner-Stitching for Interactive Routing and Pushing of Schematic Editor	Kuop, S. T.; 馮武雄; Kuop, S. T.; Feng, Wu-Shiung
國立臺灣大學	1987	With Multiple Storage Quad Tree on the Constraint Graph Compaction of the VLSI Large-Cell Lay-Out-Editor	Hsiao, P. Y.; 馮武雄; Hsiao, P. Y.; Feng, Wu-Shiung
國立臺灣大學	1986-10	MOSFET Drain Breakdown Voltage	馮武雄; Chan, T. Y.; Hu, C.; Feng, Wu-Shiung; Chan, T. Y.; Hu, C.
國立臺灣大學	1986-09	Design and Implementation of Microprogrammed-Controller Synthesizer	于惠中; Parng, T. P.; 馮武雄; Chen, C. F.; Sun, L. F.; Yu, Hui-Jung; Parng, T. P.; Feng, Wu-Shiung; Chen, C. F.; Sun, L. F.
國立臺灣大學	1986-09	Design and Implementation of Schematic-Entry Generation System	馮武雄; Parng, T. P.; 于惠中; Chen, C. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, C. F.
國立臺灣大學	1986-09	Hierarchical Placement System for VLSI Design	馮武雄; Parng, T. P.; 于惠中; Chen, C. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, C. F.
國立臺灣大學	1986-09	HILAS-an Hierarchical and Interactive Layout Editor System	馮武雄; Parng, T. P.; 于惠中; Chen, C. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, C. F.
國立臺灣大學	1986-09	Integrated Entry and Verification System for VLSI Design	馮武雄; Parng, T. P.; 于惠中; Chen, C. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, C. F.
國立臺灣大學	1986-09	Integrated VLSI Design System - Main System Design	Parng, T. P.; 馮武雄; 于惠中; Chen, C. F.; Cheng, K. D.; Parng, T. P.; Feng, Wu-Shiung; Yu, Hui-Jung; Chen, C. F.; Cheng, K. D.
國立臺灣大學	1986-09	Layout System Vol. 4:an Automatic Placement System for VLSI Layouts	Chen, S. J.; 龐台銘; 于惠中; 馮武雄; Chen, S. J.; 龐台銘; 于惠中; Feng, Wu-Shiung
國立臺灣大學	1986-09	Multiple-Level Abstraction for Hierarchical VLSI Storage System	Parng, T. P.; 馮武雄; 于惠中; Chen, C. F.; Cheng, K. D.; Parng, T. P.; Feng, Wu-Shiung; Yu, Hui-Jung; Chen, C. F.; Cheng, K. D.
國立臺灣大學	1986-09	Netlist-Driven Cell-Layout Editor System	馮武雄; Parng, T. P.; 于惠中; Chen, C. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, C. F.
國立臺灣大學	1986-09	Private Database Management System for VLSI Design	Parng, T. P.; 馮武雄; 于惠中; Chen, C. F.; Cheng, K. D.; Parng, T. P.; Feng, Wu-Shiung; Yu, Hui-Jung; Chen, C. F.; Cheng, K. D.
國立臺灣大學	1986-09	Three Layer Routing Algorithms for VLSI Design	馮武雄; Parng, T. P.; 于惠中; Chen, C. F.; Feng, Wu-Shiung; Parng, T. P.; Yu, Hui-Jung; Chen, C. F.
國立臺灣大學	1986-08	Hierarchical Timing Verification System for Multiple Clocked Logic Circuit	Tyan, C. Y.; 馮武雄; 于惠中; Yeh, T. S.; Tyan, C. Y.; Feng, Wu-Shiung; Yu, Hui-Jung; Yeh, T. S.
國立臺灣大學	1986-08	Integrated VLSI Design System:Design Entry System	馮武雄; Feng, Wu-Shiung
國立臺灣大學	1986-08	Integrated VlSI Design System:Layout System	馮武雄; Feng, Wu-Shiung
國立臺灣大學	1986-08	LED - A Net-List Driven Layout Editor	Jan, S. S.; Tsai, C. C.; 馮武雄; Jan, S. S.; Tsai, C. C.; Feng, Wu-Shiung
國立臺灣大學	1986-08	Schematic Layout Editor	Wang, C. I.; 馮武雄; 龐台銘; Wang, C. I.; Feng, Wu-Shiung; Parng, Tai-Ming
國立臺灣大學	1986-08	Test Sequence Generator	Ou, H. C.; 馮武雄; Liaw, H. T.; Ou, H. C.; Feng, Wu-Shiung; Liaw, H. T.
國立臺灣大學	1986-08	Top-Down Placement for Hierarchical Layout System	Chang, K. E.; 馮武雄; Chang, K. E.; Feng, Wu-Shiung
國立臺灣大學	1986-05	Lattice Filter Array Implementation of Pipelined Toeplitz System Solver	Jou, I. C.; Hu, Y. H.; 馮武雄; Jou, I. C.; Hu, Y. H.; Feng, Wu-Shiung
國立臺灣大學	1986	An Interactive Symbolic Layout System for Integrated-Circuit Design - HISLID	馮武雄; 于惠中; Feng, Wu-Shiung; Yu, Hui-Jung

Showing items 131-155 of 177 (8 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| 0
	???header.visitor??? : 51403101 ???header.onlineuser??? : 1021 ???header.sponsordeclaration???