English  |  正體中文  |  简体中文  |  总笔数 :2850591  
造访人次 :  44700449    在线人数 :  870
教育部委托研究计画      计画执行:国立台湾大学图书馆
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
关于TAIR

浏览

消息

著作权

相关连结

"an yeu andy wu"的相关文件

回到依作者浏览
依题名排序 依日期排序

显示项目 76-100 / 312 (共13页)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每页显示[10|25|50]项目

机构 日期 题名 作者
臺大學術典藏 2019-10-24T07:57:23Z Variation-Aware Reliable Many-Core System Design by Exploiting Inherent Core Redundancy 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Wei-Ching Chu;Yuan-Ting Hsieh;Ching-Yao Chou;Huai-Ting Li; Huai-Ting Li; Ching-Yao Chou; Yuan-Ting Hsieh; Wei-Ching Chu; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:23Z Structured Random Compressed Channel Sensing for Millimeter-Wave Large-Scale Antenna Systems 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Cheng-Rung Tsai; Cheng-Rung Tsai; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:22Z Unified Low-complexity Decision Feedback Equalizer with Adjustable Double Radius Constraint 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Hung-Yi Cheng; Hung-Yi Cheng; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:22Z Dynamic Reconfigurable Ternary Content Addressable Memory for OpenFlow-Compliant Low-Power Packet Processing 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Tsung-Te Liu;Ding-Yuan Lee;Ting-Sheng Chen; Ting-Sheng Chen; Ding-Yuan Lee; Tsung-Te Liu; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:22Z Path-Diversity-Aware Fault-Tolerant Routing Algorithm for Network-on-Chip Systems 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Kun-Chih Chen;Hsien-Kai Hsin;En-Jui Chang;Yu-Yin Chen; Yu-Yin Chen; En-Jui Chang; Hsien-Kai Hsin; Kun-Chih Chen; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:21Z Spatial-Temporal Enhancement of ACO-based Selection Schemes for Adaptive Routing in Network-on-Chip Systems Hsien-Kai Hsin;En-Jui Chang;An-Yeu (Andy) Wu;AN-YEU(ANDY) WU; Hsien-Kai Hsin; En-Jui Chang; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:21Z Regional ACO-Based Cascaded Adaptive Routing for Load Balancing in Mesh-Based Network-on-Chip Systems 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Shu-Yen Lin;Chih-Hao Chao;Hsien-Kai Hsin;En-Jui Chang; En-Jui Chang; Hsien-Kai Hsin; Chih-Hao Chao; Shu-Yen Lin; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:20Z RC-based Temperature Prediction Scheme for Proactive Dynamic Thermal Management in Throttle-based 3D NoCs En-Jui Chang; Huai-Ting Li; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇; 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Huai-Ting Li;En-Jui Chang;Kun-Chih Chen; Kun-Chih Chen
臺大學術典藏 2019-10-24T07:57:20Z Byte-Reconfigurable LDPC Codec Design with Application to High-Performance ECC of NAND Flash Memory Systems Huai-Ting Li; Ming-Han Chung; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇; 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Ming-Han Chung;Huai-Ting Li;Yu-Min Lin; Yu-Min Lin
臺大學術典藏 2019-10-24T07:57:20Z Ant Colony Optimization-based Adaptive Network-on-Chip Routing Framework Using Network Information Region 吳安宇;AN-YEU(ANDY) WU;An-Yeu (Andy) Wu;Kuan-Yu Su;En-Jui Chang;Hsien-Kai Hsin; Hsien-Kai Hsin; En-Jui Chang; Kuan-Yu Su; An-Yeu (Andy) Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:19Z Modified Vector Rotational CORDIC (MVR-CORDIC) Algorithm and Architecture 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Cheng-Shing Wu; Cheng-Shing Wu; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:19Z Algorithm-Based Low-Power Transform Coding Architectures: The Multirate Approach 吳安宇;AN-YEU(ANDY) WU;K. J. R. Liu;An-Yeu Wu; An-Yeu Wu; K. J. R. Liu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:19Z Algorithm-Based Low-Power and High-Performance Multimedia Signal Processing 吳安宇;AN-YEU(ANDY) WU;J. Chen;A. Raghupathy;An-Yeu Wu;K. J. R. Liu; K. J. R. Liu; An-Yeu Wu; A. Raghupathy; J. Chen; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:19Z System Architecture of an Adaptive Reconfigurable DSP Computing Engine 吳安宇;AN-YEU(ANDY) WU;A. Raghupathy;K. J. R. Liu;An-Yeu Wu; An-Yeu Wu; K. J. R. Liu; A. Raghupathy; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:19Z Split Recursive Least-Squares: Algorithms, Architectures, and Applications 吳安宇;AN-YEU(ANDY) WU;K. J. R. Liu;An-Yeu Wu; An-Yeu Wu; K. J. R. Liu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:18Z A Unified View for Vector Rotational CORDIC Algorithms and Architectures based on Angle Quantization Approach 吳安宇;AN-YEU(ANDY) WU;Cheng-Shing Wu;An-Yeu Wu; An-Yeu Wu; Cheng-Shing Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:17Z Soft-Threshold-Based MultiLayer Decision Feedback Equalizer (STM-DFE) Algorithm and VLSI Architecture 吳安宇;AN-YEU(ANDY) WU;A.-Y. Wu;Chih-Hsiu Lin; Chih-Hsiu Lin; A.-Y. Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:17Z High-Performance VLSI Architecture of Adaptive Decision Feedback Equalizer Based on Predictive Parallel Branch Slicer (PPBS) Scheme 吳安宇;AN-YEU(ANDY) WU;Jyh-Ting (Justin) Lai;An-Yeu Wu;Meng-Da Yang; Meng-Da Yang; An-Yeu Wu; Jyh-Ting (Justin) Lai; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:17Z Fast Convergent Pipelined Adaptive DFE Architecture Using Post-Cursor Processing Filter Technique 吳安宇;AN-YEU(ANDY) WU;Jyh-Ting Lai;An-Yeu Wu;Meng-Da Yang; Meng-Da Yang; An-Yeu Wu; Jyh-Ting Lai; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:17Z VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-based Communication Systems 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Chih-Hsiu Lin;Ching-Hua Wen;Jen-Chih Kuo; Jen-Chih Kuo; Ching-Hua Wen; Chih-Hsiu Lin; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:16Z On The New Stopping Criteria of Iterative Turbo Decoding by Using Decoding Threshold 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Fan-Min Li; Fan-Min Li; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:16Z Joint AGC-Equalization (Joint AGC-EQ) Algorithm and VLSI Architecture For Wirelined Transceiver Designs 吳安宇;AN-YEU(ANDY) WU;Chien-Hsiung Lee;An-Yeu Wu;Jyh-Ting Lai; Jyh-Ting Lai; An-Yeu Wu; Chien-Hsiung Lee; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:16Z Area-Efficient VLSI Design of Reed-Solomon Decoder for 10GBase-LX4 Optical Communication Systems 吳安宇;AN-YEU(ANDY) WU;Jih-Chiang Yeo;An-Yeu Wu;Huai-Yi Hsu; Huai-Yi Hsu; An-Yeu Wu; Jih-Chiang Yeo; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:16Z Multi-Symbol-Sliced Dynamically Reconfigurable Reed-Solomon Decoder Design Based on Finite-Field Processing Element 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Jih-Chiang Yeo;Huai-Yi Hsu; Huai-Yi Hsu; Jih-Chiang Yeo; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:15Z An 8.29mm2 52mW Multi-mode LDPC Decoder Design for Mobile WiMAX System in 0.13um CMOS Process 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Cheng-Hung Lin;Cheng-Zhou Zhan;Xin-Yu Shih; Xin-Yu Shih; Cheng-Zhou Zhan; Cheng-Hung Lin; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇

显示项目 76-100 / 312 (共13页)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每页显示[10|25|50]项目