臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 总笔数 :0
	造访人次 : 51198890 在线人数 : 740 教育部委托研究计画计画执行:国立台湾大学图书馆

搜寻范围

进阶搜寻

登入

管理

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

关于TAIR
	计画说明

浏览
	典藏机构
	作者
	题名
	日期
	统计图表
	机构即时统计
	学术趋势

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作权
	出版社及期刊政策查询
	TAIR著作权会议记录

相关连结
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"an yeu andy wu"的相关文件

回到依作者浏览
依题名排序	依日期排序

显示项目 91-100 / 312 (共32页)
<< < 5 6 7 8 9 10 11 12 13 14 > >>
每页显示[10|25|50]项目

机构	日期	题名	作者
臺大學術典藏	2019-10-24T07:57:18Z	A Unified View for Vector Rotational CORDIC Algorithms and Architectures based on Angle Quantization Approach	吳安宇;AN-YEU(ANDY) WU;Cheng-Shing Wu;An-Yeu Wu; An-Yeu Wu; Cheng-Shing Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏	2019-10-24T07:57:17Z	Soft-Threshold-Based MultiLayer Decision Feedback Equalizer (STM-DFE) Algorithm and VLSI Architecture	吳安宇;AN-YEU(ANDY) WU;A.-Y. Wu;Chih-Hsiu Lin; Chih-Hsiu Lin; A.-Y. Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏	2019-10-24T07:57:17Z	High-Performance VLSI Architecture of Adaptive Decision Feedback Equalizer Based on Predictive Parallel Branch Slicer (PPBS) Scheme	吳安宇;AN-YEU(ANDY) WU;Jyh-Ting (Justin) Lai;An-Yeu Wu;Meng-Da Yang; Meng-Da Yang; An-Yeu Wu; Jyh-Ting (Justin) Lai; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏	2019-10-24T07:57:17Z	Fast Convergent Pipelined Adaptive DFE Architecture Using Post-Cursor Processing Filter Technique	吳安宇;AN-YEU(ANDY) WU;Jyh-Ting Lai;An-Yeu Wu;Meng-Da Yang; Meng-Da Yang; An-Yeu Wu; Jyh-Ting Lai; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏	2019-10-24T07:57:17Z	VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-based Communication Systems	吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Chih-Hsiu Lin;Ching-Hua Wen;Jen-Chih Kuo; Jen-Chih Kuo; Ching-Hua Wen; Chih-Hsiu Lin; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏	2019-10-24T07:57:16Z	On The New Stopping Criteria of Iterative Turbo Decoding by Using Decoding Threshold	吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Fan-Min Li; Fan-Min Li; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏	2019-10-24T07:57:16Z	Joint AGC-Equalization (Joint AGC-EQ) Algorithm and VLSI Architecture For Wirelined Transceiver Designs	吳安宇;AN-YEU(ANDY) WU;Chien-Hsiung Lee;An-Yeu Wu;Jyh-Ting Lai; Jyh-Ting Lai; An-Yeu Wu; Chien-Hsiung Lee; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏	2019-10-24T07:57:16Z	Area-Efficient VLSI Design of Reed-Solomon Decoder for 10GBase-LX4 Optical Communication Systems	吳安宇;AN-YEU(ANDY) WU;Jih-Chiang Yeo;An-Yeu Wu;Huai-Yi Hsu; Huai-Yi Hsu; An-Yeu Wu; Jih-Chiang Yeo; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏	2019-10-24T07:57:16Z	Multi-Symbol-Sliced Dynamically Reconfigurable Reed-Solomon Decoder Design Based on Finite-Field Processing Element	吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Jih-Chiang Yeo;Huai-Yi Hsu; Huai-Yi Hsu; Jih-Chiang Yeo; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏	2019-10-24T07:57:15Z	An 8.29mm2 52mW Multi-mode LDPC Decoder Design for Mobile WiMAX System in 0.13um CMOS Process	吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Cheng-Hung Lin;Cheng-Zhou Zhan;Xin-Yu Shih; Xin-Yu Shih; Cheng-Zhou Zhan; Cheng-Hung Lin; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇

显示项目 91-100 / 312 (共32页)
<< < 5 6 7 8 9 10 11 12 13 14 > >>
每页显示[10|25|50]项目