|
"an yeu andy wu"的相关文件
显示项目 171-220 / 312 (共7页)
<< < 1 2 3 4 5 6 7 > >>
每页显示[10|25|50]项目
| 臺大學術典藏 |
2018-09-10T09:22:55Z |
Iterative superlinear-convergence SVD beamforming algorithm and VLSI architecture for MIMO-OFDM systems
|
Zhan, C.-Z.; Chen, Y.-L.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T09:22:55Z |
Motion artifact elimination algorithm and architecture for eigen-based clutter filter in color doppler processing
|
AN-YEU(ANDY) WU; Chen, Y.-H.; Liu, Z.-L.; Lee, I.-H.; Wu, A.-Y. |
| 臺大學術典藏 |
2018-09-10T09:22:55Z |
Path-diversity-aware adaptive routing in network-on-chip systems
|
Kuo, Y.-H.; Tsai, P.-A.; Ho, H.-P.; Chang, E.-J.; Hsin, H.-K.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T09:22:55Z |
Traffic-balanced topology-aware multiple routing adjustment for throttled 3D NoC systems
|
Chen, K.-C.;Lin, S.-Y.;Hung, H.-S.;Wu, A.-Y.; Chen, K.-C.; Lin, S.-Y.; Hung, H.-S.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T09:22:54Z |
A low-complexity grouping FFT-based codebook searching algorithm in LTE system
|
Lin, Y.-H.; Zhan, C.-Z.; Chu, C.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T09:22:14Z |
Networks-on-chip: Architectures, design methodologies, and case studies
|
Chen, S.-J.; Wu, A.-Y.A.; Xu, J.; AN-YEU(ANDY) WU; SAO-JIE CHEN |
| 臺大學術典藏 |
2018-09-10T08:43:20Z |
Multi-Pheromone ACO-based routing in Network-on-Chip system inspired by economic phenomenon
|
Hsin, H.-K.;Chang, E.-J.;Chao, C.-H.;Lin, S.-Y.;Wu, A.-Y.; Hsin, H.-K.; Chang, E.-J.; Chao, C.-H.; Lin, S.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:43:20Z |
Parallel architecture core (PAC)-the first multicore application processor SoC in Taiwan part I: Hardware architecture & software development tools
|
Wu, C.-J.; Lee, J.-K.; Chu, Y.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU; Chang, D.C.-W.;Lin, T.-J.;Wu, C.-J.;Lee, J.-K.;Chu, Y.-H.;Wu, A.-Y.; Chang, D.C.-W.; Lin, T.-J. |
| 臺大學術典藏 |
2018-09-10T08:43:20Z |
Parallel architecture core (PAC)-the first multicore application processor SoC in Taiwan part II: Application programming
|
Chen, J.-M.;Liu, C.-N.;Yang, J.-K.;Tseng, S.-Y.;Shih, W.-K.;Wu, A.-Y.; Chen, J.-M.; Liu, C.-N.; Yang, J.-K.; Tseng, S.-Y.; Shih, W.-K.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:43:20Z |
Traffic-and thermal-aware routing for throttled three-dimensional Network-on-Chip systems
|
Lin, S.-Y.;Yin, T.-C.;Wang, H.-Y.;Wu, A.-Y.; Lin, S.-Y.; Yin, T.-C.; Wang, H.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:43:20Z |
Transport Layer Assisted Routing for Non-Stationary Irregular mesh of thermal-aware 3D Network-on-Chip systems
|
Chao, C.-H.;Yin, T.-C.;Lin, S.-Y.;Wu, A.-Y.; Chao, C.-H.; Yin, T.-C.; Lin, S.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:43:19Z |
A scalable built-in self-recovery (BISR) VLSI architecture and design methodology for 2D-mesh based on-chip networks
|
Chen, K.-C.;Lin, S.-Y.;Shen, W.-C.;Wu, A.-Y.; Chen, K.-C.; Lin, S.-Y.; Shen, W.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:43:19Z |
Adaptive thresholding incorporating temporal and spatial information with eigen-based clutter filter for color Doppler processing in ultrasonic systems
|
Zhan, C.-Z.;Liu, Z.-L.;Wu, A.-Y.; Zhan, C.-Z.; Liu, Z.-L.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:43:19Z |
Design of transport layer assisted routing for thermal-aware 3D Network-on-Chip
|
Lin, S.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU; Yin, T.-C.;Chao, C.-H.;Lin, S.-Y.;Wu, A.-Y.; Yin, T.-C.; Chao, C.-H. |
| 臺大學術典藏 |
2018-09-10T08:43:19Z |
Matrix Merging Scheme and Efficient Decoding Techniques for Reconfigurable QC-LDPC Decoders
|
Chao, M.-A.;Shih, X.-Y.;Wu, A.-Y.(A.); Chao, M.-A.; Shih, X.-Y.; Wu, A.-Y.(A.); AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:43:18Z |
A 0.16nJ/bit/iteration 3.38mm 2 turbo decoder chip for WiMAX/LTE standards
|
Lin, C.-H.;Chen, C.-Y.;Chang, E.-J.;Wu, A.-Y.; Lin, C.-H.; Chen, C.-Y.; Chang, E.-J.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:40Z |
Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip
|
Jheng, K.-Y.;Chao, C.-H.;Wang, H.-Y.;Wu, A.-Y.; Jheng, K.-Y.; Chao, C.-H.; Wang, H.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:39Z |
Generalized pipelined Tomlinson - Harashima precoder design methodology with build-in arbitrary speed-up factors
|
Chen, Y.-L.;Wu, A.-Y.; Chen, Y.-L.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:39Z |
Joint-decision adaptive clutter filter and motion-tracking adaptive persistence for color doppler processing in ultrasonic systems
|
Chang, K.-T.; Zhan, C.-Z.; Wu, A.-Y.; Chang, K.-T.; Zhan, C.-Z.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:39Z |
Motion-tracking adaptive persistence and adaptive-size median filter for color doppler processing in ultrasound systems on multicore platform
|
Zhan, C.-Z.;Chang, K.-T.;Chen, Y.-H.;Li, P.-C.;Wu, A.-Y.; Zhan, C.-Z.; Chang, K.-T.; Chen, Y.-H.; Li, P.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:39Z |
Multi-prediction particle filter for effcient memory utilization
|
Chu, C.-Y.;Chao, C.-H.;Chao, M.-A.;Wu, A.-Y.; Chu, C.-Y.; Chao, C.-H.; Chao, M.-A.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:39Z |
Traffic- and thermal-aware run-time thermal management scheme for 3D NoC systems
|
Chao, C.-H.;Jheng, K.-Y.;Wang, H.-Y.;Wu, J.-C.;Wu, A.-Y.; Chao, C.-H.; Jheng, K.-Y.; Wang, H.-Y.; Wu, J.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:39Z |
Regional ACO-based routing for load-balancing in NoC systems
|
Hsin, H.-K.;Chang, E.-J.;Chao, C.-H.;Wu, A.-Y.; Hsin, H.-K.; Chang, E.-J.; Chao, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:38Z |
A two-cycle lock-in time ADPLL design based on a frequency estimation algorithm
|
Shen, W.-C.; Wang, W.; Wu, A.-Y.; AN-YEU(ANDY) WU; Wu, C.-T.;Shen, W.-C.;Wang, W.;Wu, A.-Y.; Wu, C.-T. |
| 臺大學術典藏 |
2018-09-10T08:15:38Z |
ACO-based cascaded adaptive routing for traffic balancing in NoC systems
|
Chang, E.-J.;Chao, C.-H.;Jheng, K.-Y.;Hsin, H.-K.;Wu, A.-Y.; Chang, E.-J.; Chao, C.-H.; Jheng, K.-Y.; Hsin, H.-K.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:38Z |
Cost-effective constrained particle filter for indoor localization
|
Chao, C.-H.;Chu, C.-Y.;Chao, M.-A.;Wu, A.-Y.; Chao, C.-H.; Chu, C.-Y.; Chao, M.-A.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:38Z |
Efficient parallelized particle filter design on CUDA
|
Chao, M.-A.;Chu, C.-Y.;Chao, C.-H.;Wu, A.-Y.; Chao, M.-A.; Chu, C.-Y.; Chao, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T08:15:38Z |
A 2.17 mm2 125 mW reconfigurable SVD chip for IEEE 802.11n system
|
Chen, Y.-L.;Jheng, T.-J.;Zhan, C.-Z.;Wu, A.-Y.; Chen, Y.-L.; Jheng, T.-J.; Zhan, C.-Z.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:38:01Z |
Scalable low-complexity digit-serial VLSI architecture for RSA cryptosystem
|
Leu, Jye-Jong; Wu, An-Yeu; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:38:00Z |
Fault-tolerant router with built-in self-test/self-diagnosis and fault-isolation circuits for 2D-mesh based chip multiprocessor systems
|
Lin, S.-Y.;Shen, W.-C.;Hsu, C.-C.;Chao, C.-H.;Wu, A.-Y.; Lin, S.-Y.; Shen, W.-C.; Hsu, C.-C.; Chao, C.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:38:00Z |
High-convergence-speed low-computation-complexity SVD algorithm for MIMO-OFDM systems
|
AN-YEU(ANDY) WU; Wu, A.-Y.; Jheng, T.-J.; Chen, Y.-L.; Jheng, K.-Y.; Zhan, C.-Z.; Zhan, C.-Z.;Jheng, K.-Y.;Chen, Y.-L.;Jheng, T.-J.;Wu, A.-Y. |
| 臺大學術典藏 |
2018-09-10T07:38:00Z |
Low-power memory-reduced traceback MAP decoding for double-binary convolutional turbo decoder
|
Lin, C.-H.; Chen, C.-Y.; Wu, A.-Y.; Tsai, T.-H.; AN-YEU(ANDY) WU; Lin, C.-H.;Chen, C.-Y.;Wu, A.-Y.;Tsai, T.-H. |
| 臺大學術典藏 |
2018-09-10T07:38:00Z |
Multilevel LINC system designs for power efficiency enhancement of transmitters
|
Jheng, K.-Y.;Chen, Y.-J.;Wu, A.-Y.; Jheng, K.-Y.; Chen, Y.-J.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:38:00Z |
PAC Duo SoC performance analysis with ESL design methodology
|
Chuang, I.-Y.;Chang, C.-W.;Fan, T.-Y.;Yeh, J.-C.;Ji, K.-M.;Ma, J.-L.;Wu, A.-Y.;Lin, S.-Y.; Chuang, I.-Y.; Chang, C.-W.; Fan, T.-Y.; Yeh, J.-C.; Ji, K.-M.; Ma, J.-L.; Wu, A.-Y.; Lin, S.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:37:59Z |
A scalable built-in self-test/self-diagnosis architecture for 2D-mesh based chip multiprocessor systems
|
Lin, S.-Y.;Hsu, C.-C.;Wu, A.-Y.; Lin, S.-Y.; Hsu, C.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:37:59Z |
A triple-mode LDPC decoder design for IEEE 802.11n system
|
Chao, M.-A.;Wen, J.-Y.;Shih, X.-Y.;Wu, A.-Y.; Chao, M.-A.; Wen, J.-Y.; Shih, X.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:37:58Z |
A 52-mW 8.29mm2 19-mode LDPC decoder chip for mobile WiMAX applications
|
AN-YEU(ANDY) WU; Wu, A.-Y.; Lin, C.-H.; Zhan, C.-Z.; Shih, X.-Y.; Shih, X.-Y.;Zhan, C.-Z.;Lin, C.-H.;Wu, A.-Y. |
| 臺大學術典藏 |
2018-09-10T07:37:58Z |
A real-time programmable LDPC decoder chip for arbitrary QC-LDPC parity check matrices
|
Shih, X.-Y.;Zhan, C.-Z.;Wu, A.-Y.; Shih, X.-Y.; Zhan, C.-Z.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:46Z |
Transform-domain delayed LMS algorithm and architecture
|
Wu, An-Yeu; Wu, Cheng-Shing; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:45Z |
Algorithm-based low-power transform coding architectures: The multirate approach
|
Wu, A.-Y.; Liu, K.J.R.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:45Z |
Computationally efficient fast algorithm and architecture for the IFFT/FFT in DMT/OFDM systems
|
Wu, An-Yeu; Chan, Tsun-Shan; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:45Z |
Cost-efficient parallel lattice VLSI architecture for the IFFT/FFT in DMT transceiver technology
|
Wu, An-Yeu; Chan, Tsun-Shan; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:45Z |
Fast algorithm for reduced-complexity programmable DSP implementation of the IFFT/FFT in DMT systems
|
Wu, An-Yeu; Chan, Tsun-Shan; Wang, Bowen; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:45Z |
Optimal fixed-point VLSI structure of a floating-point based digital filter design
|
Wu, An-Yeu; Hwang, Kuo-Fuo; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:45Z |
System architecture of an adaptive reconfigurable DSP computing engine
|
Wu, A.-Y.; Liu, K.J.R.; Raghupathy, A.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:44Z |
Overview of ITRI PAC project - From VLIW DSP processor to multicore computing platform
|
AN-YEU(ANDY) WU; Wu, A.-Y.; Chu, Y.-H.; Lin, T.-J.; Liu, C.-N.; Tseng, S.-Y. |
| 臺大學術典藏 |
2018-09-10T07:04:44Z |
Traffic-Balanced IP Mapping Algorithm for 2D-mesh on-chip-networks
|
Lin, T.-J.; Lin, S.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:44Z |
Traffic-balanced routing algorithm for irregular mesh-based on-chip networks
|
Lin, S.-Y.; Huang, C.-H.; Chao, C.-H.; Huang, K.-H.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:44Z |
Algorithm-based low-power and high-performance multimedia signal processing
|
Liu, K.J.R.; Wu, A.-Y.; Raghupathy, A.; Chen, J.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2018-09-10T07:04:43Z |
High-performance scheduling algorithm for partially parallel LDPC decoder
|
Zhan, C.-Z.; Shih, X.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
显示项目 171-220 / 312 (共7页)
<< < 1 2 3 4 5 6 7 > >>
每页显示[10|25|50]项目
|
