English  |  正體中文  |  简体中文  |  2850591  
???header.visitor??? :  44668140    ???header.onlineuser??? :  991
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"an yeu andy wu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 201-210 of 312  (32 Page(s) Totally)
<< < 16 17 18 19 20 21 22 23 24 25 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T07:38:00Z High-convergence-speed low-computation-complexity SVD algorithm for MIMO-OFDM systems AN-YEU(ANDY) WU; Wu, A.-Y.; Jheng, T.-J.; Chen, Y.-L.; Jheng, K.-Y.; Zhan, C.-Z.; Zhan, C.-Z.;Jheng, K.-Y.;Chen, Y.-L.;Jheng, T.-J.;Wu, A.-Y.
臺大學術典藏 2018-09-10T07:38:00Z Low-power memory-reduced traceback MAP decoding for double-binary convolutional turbo decoder Lin, C.-H.; Chen, C.-Y.; Wu, A.-Y.; Tsai, T.-H.; AN-YEU(ANDY) WU; Lin, C.-H.;Chen, C.-Y.;Wu, A.-Y.;Tsai, T.-H.
臺大學術典藏 2018-09-10T07:38:00Z Multilevel LINC system designs for power efficiency enhancement of transmitters Jheng, K.-Y.;Chen, Y.-J.;Wu, A.-Y.; Jheng, K.-Y.; Chen, Y.-J.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:38:00Z PAC Duo SoC performance analysis with ESL design methodology Chuang, I.-Y.;Chang, C.-W.;Fan, T.-Y.;Yeh, J.-C.;Ji, K.-M.;Ma, J.-L.;Wu, A.-Y.;Lin, S.-Y.; Chuang, I.-Y.; Chang, C.-W.; Fan, T.-Y.; Yeh, J.-C.; Ji, K.-M.; Ma, J.-L.; Wu, A.-Y.; Lin, S.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:37:59Z A scalable built-in self-test/self-diagnosis architecture for 2D-mesh based chip multiprocessor systems Lin, S.-Y.;Hsu, C.-C.;Wu, A.-Y.; Lin, S.-Y.; Hsu, C.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:37:59Z A triple-mode LDPC decoder design for IEEE 802.11n system Chao, M.-A.;Wen, J.-Y.;Shih, X.-Y.;Wu, A.-Y.; Chao, M.-A.; Wen, J.-Y.; Shih, X.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:37:58Z A 52-mW 8.29mm2 19-mode LDPC decoder chip for mobile WiMAX applications AN-YEU(ANDY) WU; Wu, A.-Y.; Lin, C.-H.; Zhan, C.-Z.; Shih, X.-Y.; Shih, X.-Y.;Zhan, C.-Z.;Lin, C.-H.;Wu, A.-Y.
臺大學術典藏 2018-09-10T07:37:58Z A real-time programmable LDPC decoder chip for arbitrary QC-LDPC parity check matrices Shih, X.-Y.;Zhan, C.-Z.;Wu, A.-Y.; Shih, X.-Y.; Zhan, C.-Z.; Wu, A.-Y.; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:04:46Z Transform-domain delayed LMS algorithm and architecture Wu, An-Yeu; Wu, Cheng-Shing; AN-YEU(ANDY) WU
臺大學術典藏 2018-09-10T07:04:45Z Algorithm-based low-power transform coding architectures: The multirate approach Wu, A.-Y.; Liu, K.J.R.; AN-YEU(ANDY) WU

Showing items 201-210 of 312  (32 Page(s) Totally)
<< < 16 17 18 19 20 21 22 23 24 25 > >>
View [10|25|50] records per page