|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51226166
Online Users :
608
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"an yeu andy wu"
Showing items 306-312 of 312 (13 Page(s) Totally)
<< < 4 5 6 7 8 9 10 11 12 13
View [10|25|50] records per page
| 臺大學術典藏 |
2008 |
A universal look-ahead algorithm for pipelining IIR filters
|
Chen, Y.-L.; Chen, C.-Y.; Jheng, K.-Y.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2008 |
Unified Convolutional/Turbo decoder design using tile-based timing analysis of VA/MAP kernel
|
AN-YEU(ANDY) WU; Wu, A.-Y.; Lin, C.-H.; Li, F.-M. |
| 臺大學術典藏 |
2007 |
A new binomial mapping and optimization algorithm for reduced-complexity mesh-based on-chip network
|
Shen, W.-T.; Chao, C.-H.; Lien, Y.-K.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2006 |
A new noise-tolerant dynamic circuit design with enhanced PDP performance under low SNR environment
|
Chen, Y.-G.; Wey, I.-C.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2006 |
High-performance VLSI architecture of decision feedback equalizer for gigabit systems
|
Lin, C.-H.; Wu, A.-Y.; Li, F.-M.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
2001 |
Cost-efficient multiplier-less FIR filter structure based on modified decor transformation
|
Lee, I.-H.; Wu, C.-S.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 臺大學術典藏 |
1996 |
Parallel programmable video co-processor design
|
Wu, An-Yeu; Ray Liu, K.J.; Raghupathy, Arun; Liu, Shang-Chieh; AN-YEU(ANDY) WU; Wu, An-Yeu;Ray Liu, K.J.;Raghupathy, Arun;Liu, Shang-Chieh |
Showing items 306-312 of 312 (13 Page(s) Totally)
<< < 4 5 6 7 8 9 10 11 12 13
View [10|25|50] records per page
|
