English  |  正體中文  |  简体中文  |  2832348  
???header.visitor??? :  33735185    ???header.onlineuser??? :  1287
???header.sponsordeclaration???
 		 
???search.scope??? ???search.advance???
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???
???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
Repositories
Author
Title
Date
???ui.leftmenu.statisticschart???
???ui.leftmenu.realtimefacts???
???ui.leftmenu.trend???

???index.news???
2019臺灣學術機構典藏
研討會
機構典藏系統RC7版本已
發佈

???ui.leftmenu.copyrighttitle???
???ui.leftmenu.copyrightpublisher???
???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
機構典藏計畫網站
ROAR
OpenDOAR
SHERPA
OAIster
JAIRO
Ira
DSPACE
RWWR
臺大學術典藏NTU Scholars
???tair.name??? >  ???browser.page.title.author???

"an yeu wu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 26-35 of 35  (2 Page(s) Totally)
<< < 1 2 
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2019-10-24T07:57:14Z Design and Analysis of Isolated Noise-Tolerant (INT) Technique in Dynamic CMOS Circuits 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;You-Gang Chen;I-Chyn Wey; I-Chyn Wey; You-Gang Chen; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:14Z Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Cheng-Hung Lin;Fan-Min Li; Fan-Min Li; Cheng-Hung Lin; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:14Z Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip Networks 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Keng-Hsien Huang;Chih-hao Chao;Chun-Hsiang Huang;Shu-Yen Lin; Shu-Yen Lin; Chun-Hsiang Huang; Chih-hao Chao; Keng-Hsien Huang; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:13Z Generalized Pipelined Tomlinson–Harashima Precoder Design Methodology With Build-In Arbitrary Speed-Up Factors 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Yen-Liang Chen; Yen-Liang Chen; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:13Z Design and Implementation of Cost-Efficient Probabilistic-Based Noise-Tolerant VLSI Circuits 吳安宇;AN-YEU(ANDY) WU;Jie Chen;An-Yeu Wu;Chang-Hong Yu;You-Gang Chen;I-Chyn Wey; I-Chyn Wey; You-Gang Chen; Chang-Hong Yu; An-Yeu Wu; Jie Chen; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:12Z Iterative Superlinear-Convergence SVD Beamforming Algorithm and VLSI Architecture for MIMO-OFDM Systems 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Yen-Liang Chen;Cheng-Zhou Zhan; Cheng-Zhou Zhan; Yen-Liang Chen; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:12Z Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Chun-Yu Chen;Chen-Hung Lin; Chen-Hung Lin; Chun-Yu Chen; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:12Z A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Wei Wang;Wen-Chung Shen;Chia-Tsun Wu; Chia-Tsun Wu; Wen-Chung Shen; Wei Wang; An-Yeu Wu; AN-YEU(ANDY) WU; 吳安宇
臺大學術典藏 2019-10-24T07:57:10Z Dual-Mode Low-Complexity Codebook Searching Algorithm and VLSI Architecture for LTE/LTE-Advanced Systems 吳安宇; 吳安宇;AN-YEU(ANDY) WU;An-Yeu Wu;Cheng-Zhou Zhan;Chun-Yuan Chu;Yu-Hao Chen;Yi-Hsuan Lin; Yi-Hsuan Lin; Yu-Hao Chen; Chun-Yuan Chu; Cheng-Zhou Zhan; An-Yeu Wu; AN-YEU(ANDY) WU
臺大學術典藏 2017 Identification of Atrial Fibrillation by Quantitative Analyses of Fingertip Photoplethysmogram 吳安宇;AN-YEU(ANDY) WU;Jiann-Shing Jeng;An-Yeu Wu;Dar-Ming Lai;Jiann-Shing Shieh;Yen-Hung Lin;Shih-Ming Shan;Chi-Sheng Hung;Pei-Wen Huang;Sung-Chun Tang; Sung-Chun Tang; Pei-Wen Huang; Chi-Sheng Hung; Shih-Ming Shan; Yen-Hung Lin; Jiann-Shing Shieh; Dar-Ming Lai; An-Yeu Wu; Jiann-Shing Jeng; AN-YEU(ANDY) WU; 吳安宇

Showing items 26-35 of 35  (2 Page(s) Totally)
<< < 1 2 
View [10|25|50] records per page

DSpace Software Copyright © 2002-2004  MIT   &  Hewlett-Packard   /   Enhanced by   NTU Library IR team