臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 2856704
	???header.visitor??? : 53699446 ???header.onlineuser??? : 1704 ???header.sponsordeclaration???

???search.scope???

???search.advance???

???search.login???

???search.administrator???

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"bin da liu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 11-22 of 22 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
義守大學	2009-04	A Portable Potentiostat with Molecularly Imprinted Polymeric Electrode for Dopamine Sensing	Chun-Yueh Huang;Mei-Hwa Lee;Zong-Huan Wu;Hong-Yi Tseng;Yu-Cheng Huang;Bin-Da Liu;Hung-Yin Lin
國立高雄師範大學	2009	A CMOS-compatible Biological Transducer for Creatinine Detection: MIP-gate ISFET	Ruey-Lue Wang;Chen-Fu Lin;Hann-Huei Tsai;Ying-Zong Juang;Yan-Kuin Su;Wang-Long Li;Ruey-Lue Wang;Hung-Yin Lin;Jia-Yu Guo;Tian-Jun Tsai;Bin-Da Liu; 王瑞祿
國立高雄師範大學	2008-06	Electric Characteristics of an On-chip Extended-gate ISFET for Sensing Creatinine	Ruey-Lue Wang;Hung-Yin Lin;Tian-Jun Tsai;Chen-Fu Lin;Hann-Huei Tsai;Ying-Zong Juang;Chien-Hsuan Liu;Bin-Da Liu; 王瑞祿
南台科技大學	1995-06	A practical current sensing technique for IDDQ testing	唐經洲; Jing-Jou Tang; Kuen-Jong Lee; Bin-Da Liu
南台科技大學	1995-03	Bulit-in intermediate voltage testing for CMOS circuits	Jing-Jou Tang ; Kuen-Jong Lee; Bin-Da Liu; 唐經洲;李昆忠;劉濱達
南台科技大學	1995-01	Performance-Directed Compaction for VLSI Symbolic Layout	Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu; Ting-Chun Chang;王立洋
南台科技大學	1993-05	Layout compaction with minimized delay bound on timing critical paths	Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu; Tin-Chung Chang;王立洋; 劉濱達
南台科技大學	1993	Performance-Driven Global Routing Based on Simulated Evolution	Lih-Yang Wang; Bin-Da Liu; Yen-Tai Lai; Ming-Yuan Yeh; 王立洋;劉濱達
南台科技大學	1993	A graph-based simplex algorithm for minimizing the layout size andthe delay on timing critical paths	Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu; Ting-Chun Chang; 王立洋;劉濱達
南台科技大學	1992-07	Neural Nerwork on Two Dimensional IC Layout Compaction	Lih-Yang Wang; Kun-Nern Chen; Yen-Tai Lai; Bin-Da Liu;王立洋
南台科技大學	1991	Simultaneous Pin Assignment and Global Routing for Custom VLSI Design	Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu; 王立洋;劉濱達
南台科技大學	1991	Two-Dimensional Layout Compaction by Neural Optimization Network	Lih-Yang Wang; Yen-Tai Lai; Bin-Da Liu

Showing items 11-22 of 22 (1 Page(s) Totally)
1
View [10|25|50] records per page