English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  53011108    ???header.onlineuser??? :  1112
???header.sponsordeclaration???
 		 
???search.scope??? ???search.advance???
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???
???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
Repositories
Author
Title
Date
???ui.leftmenu.statisticschart???
???ui.leftmenu.realtimefacts???
???ui.leftmenu.trend???

???index.news???
2019臺灣學術機構典藏
研討會
機構典藏系統RC7版本已
發佈

???ui.leftmenu.copyrighttitle???
???ui.leftmenu.copyrightpublisher???
???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
機構典藏計畫網站
ROAR
OpenDOAR
SHERPA
OAIster
JAIRO
Ira
DSPACE
RWWR
臺大學術典藏NTU Scholars
???tair.name??? >  ???browser.page.title.author???

"c f wu"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 26-35 of 35  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution Date Title Author
國立中山大學 1999-05 Cell-based implementation of a mixed-radix-8/4/2 64b/32b signed integer divider using COMPASS cell library C.C. Wang;I.Y. Chang;C.F. Wu
國立中山大學 1999-01 Dynamic NOR-NOR PLA Design with IDDQ Testability C.F. Wu;C.C. Wang;R.T. Hwang;C.H. Kao
國立中山大學 1999 In-sawing-lane multi-level BIST for known good dies of LCD drivers C.C. Wang;C.F. Wu;S.H. Chen;C.H. Kao
國立中山大學 1999 Dynamic NOR-NOR PLA Design with IDDQ Testability C.F. Wu;C.C. Wang;R.T. Hwang;C.H. Kao
國立中山大學 1999 A low-power high-speed dynamic PLA circuit configuration for single-clock CMOS C.C. Wang;C.F. Wu;R.T. Hwang;C.H. Kao
國立中山大學 1998-11 1 GHz 64-bit High-Speed Comparator Using ANT Dynamic Logic with Two-Phase Clocking C.C. Wang;C.F. Wu;K.C. Tsai
國立中山大學 1998-06 Design of single-ended SRAM with high test coverage and short test time C.F. Wu;C.C. Wang;R.T. Hwang;C.H. Kao
國立中山大學 1998-04 Design of fast dynamic CMOS comparators with fewer transistor count C.F. Wu;C.C. Wang;Y.L. Tseng;C.H. Kao
國立中山大學 1997-12 A low-power and high-speed dynmaic PLA circuit configurationfor single-clock CMOS C.C. Wang;C.F. Wu;R.T. Hwang;C.H. Kao
國立中山大學 1997-09 IDDQ testable configuration for PLAs by transformation into inverters C.F. Wu;C.C. Wang;R.T. Hwang;C.H. Kao

Showing items 26-35 of 35  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

DSpace Software Copyright © 2002-2004  MIT   &  Hewlett-Packard   /   Enhanced by   NTU Library IR team