English  |  正體中文  |  简体中文  |  Total items :2816822  
Visitors :  27598318    Online Users :  532
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"chiou chie wun"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-8 of 8  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-12T02:48:14Z 半導體傳輸整合步進機在新產品/新製程導入情境下之排程 邱志文; Chiou, Chie-Wun; 巫木誠; Wu, Muh-Cherng
國立交通大學 2014-12-08T15:36:09Z Scheduling of multiple in-line steppers for semiconductor wafer fabs Chiou, Chie-Wun; Wu, Muh-Cherng
國立交通大學 2014-12-08T15:29:42Z A comparison of two chromosome representation schemes used in solving a family-based scheduling problem Chen, Chen-Fu; Wu, Muh-Cherng; Li, Yi-Hsun; Tai, Pang-Hao; Chiou, Chie-Wun
國立交通大學 2014-12-08T15:29:33Z A combined dispatching criteria approach to scheduling dual flow-shops Chiou, Chie-Wun; Chen, Wen-Min; Wu, Muh-Cherng
國立交通大學 2014-12-08T15:20:55Z A genetic algorithm for scheduling dual flow shops Chiou, Chie-Wun; Chen, Wen-Min; Liu, Chin-Min; Wu, Muh-Cherng
國立交通大學 2014-12-08T15:16:20Z Product-mix decision in a mixed-yield wafer fabrication scenario Wu, Muh-Cherng; Chang, Wen-Jung; Chiou, Chie-Wun
國立交通大學 2014-12-08T15:08:22Z A GA-Tabu algorithm for scheduling in-line steppers in low-yield scenarios Chiou, Chie-Wun; Wu, Muh-Cherng
國立交通大學 2014-12-08T15:08:00Z Scheduling semiconductor in-line steppers in new product/process introduction scenarios Wu, Muh-Cherng; Chiou, Chie-Wun

Showing items 1-8 of 8  (1 Page(s) Totally)
1 
View [10|25|50] records per page