|
"chiueh tzi dar"的相關文件
顯示項目 101-125 / 137 (共6頁)
<< < 1 2 3 4 5 6 > >>
每頁顯示[10|25|50]項目
| 國立臺灣大學 |
1994-06 |
Parallel architectures of 3-step search block-matching algorithm for video coding
|
Jong, Her-Ming; Chen, Liang-Gee; Chiueh, Tzi-Dar |
| 國立臺灣大學 |
1994-06 |
High throughput CORDIC-based systolic array design for the discrete cosine transform
|
Hsiao, Jue-Hsuan; Chen, Liang-Gee; Chiueh, Tzi-Dar; Chen, Chun-Te |
| 國立臺灣大學 |
1994-06 |
Tree-structure architecture and VLSI implementation for vector quantization algorithms
|
Ku, Chung-Wei; Chen, Liang-Gee; Chiueh, Tzi-Dar; Jong, Her-Ming |
| 臺大學術典藏 |
1994-06 |
Parallel architectures of 3-step search block-matching algorithm for video coding
|
Jong, Her-Ming; Chen, Liang-Gee; Chiueh, Tzi-Dar; Jong, Her-Ming; Chen, Liang-Gee; Chiueh, Tzi-Dar |
| 臺大學術典藏 |
1994-06 |
High throughput CORDIC-based systolic array design for the discrete cosine transform
|
Hsiao, Jue-Hsuan; Chen, Liang-Gee; Chiueh, Tzi-Dar; Chen, Chun-Te; Hsiao, Jue-Hsuan; Chen, Liang-Gee; Chiueh, Tzi-Dar; Chen, Chun-Te |
| 臺大學術典藏 |
1994-06 |
Tree-structure architecture and VLSI implementation for vector quantization algorithms
|
Ku, Chung-Wei; Chen, Liang-Gee; Chiueh, Tzi-Dar; Jong, Her-Ming; Ku, Chung-Wei; Chen, Liang-Gee; Chiueh, Tzi-Dar; Jong, Her-Ming |
| 國立臺灣大學 |
1994-04 |
Modifications and performance improvements of 3-step search block-matching algorithm for video coding
|
Jong, Her-Ming; Chen, Liang-Gee; Chiueh, Tzi-Dar |
| 國立臺灣大學 |
1994-04 |
An efficient pipelined VLSI implementation of rank order filter
|
Chen, Chun-Ta; Chen, Liang-Gee; Chiueh, Tzi-Dar; Hsiao, Jue-Hsuan |
| 臺大學術典藏 |
1994-04 |
Modifications and performance improvements of 3-step search block-matching algorithm for video coding
|
Jong, Her-Ming; Chen, Liang-Gee; Chiueh, Tzi-Dar; Jong, Her-Ming; Chen, Liang-Gee; Chiueh, Tzi-Dar |
| 臺大學術典藏 |
1994-04 |
An efficient pipelined VLSI implementation of rank order filter
|
Chen, Chun-Ta; Chen, Liang-Gee; Chiueh, Tzi-Dar; Hsiao, Jue-Hsuan; Chen, Chun-Ta; Chen, Liang-Gee; Chiueh, Tzi-Dar; Hsiao, Jue-Hsuan |
| 國立臺灣大學 |
1994 |
ATM 骨幹網路之模型建立與頻寬管理(1/3)
|
蔡志宏; 闕志達; Tsai, Zse-Hong; Chiueh, Tzi-Dar |
| 國立臺灣大學 |
1994 |
ATM轉換層之設計(1/3)
|
闕志達; 張時中; Chiueh, Tzi-Dar; Chang, Shi-Chung |
| 國立臺灣大學 |
1994 |
高畫質訊號處理研究(III)子計畫三:高畫質電視之高速影像壓縮架構設計研究
|
闕志達; 陳良基; Chiueh, Tzi-Dar; Chen, Liang-Gee |
| 臺大學術典藏 |
1994 |
ATM 骨幹網路之模型建立與頻寬管理(1/3)
|
蔡志宏; 闕志達; 蔡志宏; 闕志達; Tsai, Zse-Hong; Chiueh, Tzi-Dar |
| 臺大學術典藏 |
1994 |
ATM轉換層之設計(1/3)
|
Chiueh, Tzi-Dar; Chang, Shi-Chung; 闕志達; 張時中; Chiueh, Tzi-Dar; Chang, Shi-Chung |
| 國立臺灣大學 |
1993-05 |
Novel systolic array design for the discrete Hartley transform with high throughput rate
|
Hsiao, Jue-Husan; Chen, Liang-Gee; Chiueh, Tzi-Dar; Chen, Chun-Te |
| 臺大學術典藏 |
1993-05 |
Novel systolic array design for the discrete Hartley transform with high throughput rate
|
Hsiao, Jue-Husan; Chen, Liang-Gee; Chiueh, Tzi-Dar; Chen, Chun-Te; Hsiao, Jue-Husan; Chen, Liang-Gee; Chiueh, Tzi-Dar; Chen, Chun-Te |
| 國立臺灣大學 |
1993 |
超大型積體電路電腦輔助設計系統I-3:類比濾波器
|
闕志達; Chiueh, Tzi-Dar |
| 國立臺灣大學 |
1993 |
An Efficient and Simple VLSI Tree Architecture for Motion Estimation Algorithms
|
闕志達; Jehng, Yeu-Shen; Chen, Liang-Gee; Chiueh, Tzi-Dar; Jehng, Yeu-Shen; Chen, Liang-Gee |
| 國立臺灣大學 |
1992-06 |
智慧型超大型積體電路設計自動化系統;高階類比電路合成系統設計
|
闕志達; Chiueh, Tzi-Dar |
| 國立臺灣大學 |
1992-05 |
Realization of array architectures for video compression algorithms
|
Jehng, Yeu-Shen; Chen, Llang-Gee; Chiueh, Tzi-Dar; Chen, Thou-Ho |
| 國立臺灣大學 |
1992 |
神經網路分類器晶片研製及其在影像處理上之應用
|
闕志達; Chiueh, Tzi-Dar |
| 國立臺灣大學 |
1992 |
高畫質訊號處理研究群體計畫子題(4):高速影像壓縮電路設計與開發研究
|
陳良基; 楊武純; 闕志達; 陳良基; 楊武純; Chiueh, Tzi-Dar |
| 國立臺灣大學 |
1992 |
智慧型超大型積體電路設計自動化系統:高階類比電路合成系統設計(II)
|
闕志達; Chiueh, Tzi-Dar |
| 國立臺灣大學 |
1992 |
電壓控制環狀振盪器自動合成與佈局產生系統之研究
|
闕志達; 戴順南; 林尚毅; Chiueh, Tzi-Dar; 戴順南; 林尚毅 |
顯示項目 101-125 / 137 (共6頁)
<< < 1 2 3 4 5 6 > >>
每頁顯示[10|25|50]項目
|
