|
English
|
正體中文
|
简体中文
|
Total items :2818311
|
|
Visitors :
28020443
Online Users :
592
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"chow h c"
Showing items 1-9 of 9 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 臺大學術典藏 |
2018-09-10T04:56:05Z |
A fast and power-saving self-timed manchester carry-bypass adder for booth multiplier-accumulator design
|
Wey, I.-C.; Chow, H.-C.; Chen, Y.-G.; Wu, A.-Y.; AN-YEU(ANDY) WU |
| 國立臺灣大學 |
1993 |
An Improved Analytical Short-Channel MOSFET Model Valid in All Regions of Operation for Analog/Digital Circuit Si[20642:0:4] 50300022:31:An Improved Analytical Short-Channel MOSFET Model Valid in All Regions of Operation for Analog/Digit
|
Chow, H. C.; 馮武雄; Kuo, J. B.; Chow, H. C.; Feng, Wu-Shiung; Kuo, J. B. |
| 國立臺灣大學 |
1992-09 |
An Improved Analytical Model for Short-Channel MOSFET's
|
Chow, H. C.; 馮武雄; Chow, H. C.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1992-07 |
Simple analytical model for short-channel MOS devices
|
Chow, H.-C.; Feng, W.-S.; Kuo, J.B. |
| 國立臺灣大學 |
1992-06 |
Model for propagation delay evaluation of CMOS inverter including input slope effects for timing verification
|
Chow, H.C.; Feng, W.-S. |
| 國立臺灣大學 |
1992-02 |
Analytical delay model of CMOS inverter including channel-length modulation
|
Chow, H.-C.; Feng, W.-S. |
| 國立臺灣大學 |
1992 |
An Analytical CMOS Inverter Delay Model Including Channel-Length Modulations
|
Chow, H. C.; 馮武雄; Chow, H. C.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1992 |
A Short-Channel CMOS Inverter Propagation Delay Model Suitable for Timing Verification
|
Chow, H. C.; 馮武雄; Chow, H. C.; Feng, Wu-Shiung |
| 國立臺灣大學 |
1990 |
An Improved Analytical Model of Short Channel MOSFETs Suitable for Circuit Simulation
|
Chow, H. C.; Wang, J. H.; Kuo, J, B.; 馮武雄; Chow, H. C.; Wang, J. H.; Kuo, J, B.; Feng, Wu-Shiung |
Showing items 1-9 of 9 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
