|
"chu yuan hua"的相關文件
顯示項目 21-31 / 31 (共1頁)
1
每頁顯示[10|25|50]項目
| 國立交通大學 |
2015-07-21T08:31:16Z |
An Ultra-Low Voltage Hearing Aid Chip using Variable-Latency Design Technique
|
Chang, Kuo-Chiang; Luo, Shien-Chun; Huang, Ching-Ji; Liu, Chih-Wei; Chu, Yuan-Hua; Jou, Shyh-Jye |
| 國立交通大學 |
2015-07-21T08:31:00Z |
A DUAL-EDGED TRIGGERED EXPLICIT-PULSED LEVEL CONVERTING FLIP-FLOP WITH A WIDE OPERATION RANGE
|
Chen, Mei-Wei; Chang, Ming-Hung; Wu, Pei-Chen; Kuo, Yi-Ping; Yang, Chun-Lin; Chu, Yuan-Hua; Hwang, Wei |
| 國立交通大學 |
2014-12-08T15:36:49Z |
40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist
|
Chiu, Yi-Wei; Hu, Yu-Hao; Tu, Ming-Hsien; Zhao, Jun-Kai; Chu, Yuan-Hua; Jou, Shyh-Jye; Chuang, Ching-Te |
| 國立交通大學 |
2014-12-08T15:34:51Z |
Batteryless 275mV Startup Single-Cell Photovoltaic Energy Harvesting System for Alleviating Shading Effect
|
Huang, Chao-Jen; Su, Yi-Ping; Chen, Ke-Horng; Huang, Li-Ren; Chu, Fang-Chih; Chu, Yuan-Hua; Wey, Chin-Long |
| 國立交通大學 |
2014-12-08T15:23:45Z |
Self-Timed Torus Network with 1-of-5 Encoding
|
Chang, Yuan-Teng; Huang, Man-Chen; Cheng, Wei-Min; Tsai, Hung-Yue; Chen, Chang-Jiu; Cheng, Fu-Chiung; Chu, Yuan-Hua |
| 國立交通大學 |
2014-12-08T15:12:02Z |
Parallel Architecture Core (PAC)-the First Multicore Application Processor SoC in Taiwan Part I: Hardware Architecture & Software Development Tools
|
Chang, David Chih-Wei; Lin, Tay-Jyi; Wu, Chung-Ju; Lee, Jenq-Kuen; Chu, Yuan-Hua; Wu, An-Yeu |
| 國立臺灣大學 |
2010 |
Energy-Efficient Real-Time Scheduling of Multimedia Tasks on Multi-Core Processors
|
Wei, Yi-Hung; Yang, Chuan-Yue; Kuo, Tei-Wei; Hung, Shih-Hao; Chu, Yuan-Hua |
| 育達商業科技大學 |
2009 |
Self-Timed Torus Network with 1-of-5 Encoding
|
Chang, Yuan-Teng;Huang, Man-Chen;Cheng, Wei-Min;Tsai, Hung-Yue;Chen, Chang-Jiu;Cheng, Fu-Chiung;Chu, Yuan-Hua |
| 淡江大學 |
2005-08-29 |
The New Approach of Programmable Pseudo Fractional-N Clock Generator for GHz Operation with 50% Duty Cycle
|
Yang, Wei-bin; Kuo, Shu-chang; Chu, Yuan-hua; Cheng, Kuo-hsing |
| 淡江大學 |
1996-05 |
True-single-phase all-N-logic differential logic (TADL) for very high-speed complex VLSI
|
Huang, Hong-yi; 鄭國興; Cheng, Kuo-hsing; Chu, Yuan-hua; Wu, Chung-yu |
| 淡江大學 |
1995-04-30 |
Low-voltage low-power CMOS true-single-phase clocking scheme with locally asynchronous logic circuits
|
Huang, Hong-yi; 鄭國興; Cheng, Kuo-hsing; Wang, Jinn-shyan; Chu, Yuan-hua; Wu, Tain-shun; Wu, Chung-yu |
顯示項目 21-31 / 31 (共1頁)
1
每頁顯示[10|25|50]項目
|
