|
English
|
正體中文
|
简体中文
|
0
|
|
???header.visitor??? :
51947055
???header.onlineuser??? :
854
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"chuang chi nan"???jsp.browse.items-by-author.description???
Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 國立臺灣大學 |
2009 |
A 20MHz~3GHz wide-range multi-phase delay-locked loop
|
Chuang, Chi-Nan; Liu, Shen-Iuan |
| 國立臺灣大學 |
2008-10 |
A 3~8GHz delay-locked loop with cycle jitter calibration
|
Chuang, Chi-Nan; Liu, Shen-Iuan |
| 國立臺灣大學 |
2008 |
A 3–8 GHz Delay-Locked Loop With Cycle Jitter Calibration
|
Chuang, Chi-Nan; Liu, Shen-Iuan |
| 東吳大學 |
2007 |
銀行帳戶異常交易偵測之研究
|
莊啟男; Chuang, Chi-Nan |
| 國立臺灣大學 |
2007 |
A time-constant calibrated phase-locked loop with a fast-locked time
|
Han, Sung-Rung; Chuang, Chi-Nan; Liu, Shen-Iuan |
| 國立臺灣大學 |
2007 |
A 0.5–5-GHz Wide-Range Multiphase DLL With a Calibrated Charge Pump
|
Chuang, Chi-Nan; Liu, Shen-Iuan |
| 國立臺灣大學 |
2006 |
A 1 V Phase Locked Loop with Leakage Compensation in 0.13 ?m CMOS Technology
|
CHUANG, Chi-Nan; LIU, Shen-Iuan |
Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
