English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51955068    Online Users :  985
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"chuang ching te"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 51-60 of 221  (23 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2017-04-21T06:49:25Z Stability Optimization of Monolithic 3-D MoS2-n/WSe2-p SRAM Cells for Superthreshold and Near-/Sub-threshold Applications Yu, Chang-Hung; Su, Pin; Chuang, Ching-Te
國立交通大學 2017-04-21T06:49:25Z Performance Benchmarking of Monolayer and Bilayer Two-Dimensional Transition Metal Dichalcogenide (TMD) Based Logic Circuits Yu, Chang-Hung; Su, Pin; Chuang, Ching-Te
國立交通大學 2017-04-21T06:49:05Z Evaluation of TFET and FinFET Devices and 32-Bit CLA Circuits Considering Work Function Variation and Line-Edge Roughness Chen, Chien-Ju; Chen, Yin-Nien; Fan, Ming-Long; Hu, Vita Pi-Ho; Su, Pin; Chuang, Ching-Te
國立交通大學 2017-04-21T06:49:05Z 28nm Ultra-Low Power Near-/Sub- threshold First-In-First-Out (FIFO) Memory for Multi-Bio-Signal Sensing Platforms Hsu, Wei-Shen; Huang, Po-Tsang; Wu, Shang-Lin; Chuang, Ching-Te; Hwang, Wei; Tu, Ming-Hsien; Yin, Ming-Yu
國立交通大學 2017-04-21T06:49:02Z Impacts of NBTI and PBTI on Ultra-Thin-Body GeOI 6T SRAM Cells Hu, Vita Pi-Ho; Fan, Ming-Long; Su, Pin; Chuang, Ching-Te
國立交通大學 2017-04-21T06:48:57Z Polymer TSV Fabrication Scheme with Its Electrical and Reliability Test Vehicle Lee, Shih-Wei; Shih, Jian-Yu; Chuang, Ching-Te; Hwang, Wei; Chiou, Jin-Chern; Chen, Kuo-Hua; Chiu, Chi-Tsung; Chen, Kuan-Neng
國立交通大學 2017-04-21T06:48:49Z Pre-Si Estimation and Compensation of SRAM Layout Deficiencies to Achieve Target Performance and Yield Bansal, Aditya; Singh, Rama N.; Mukhopadhyay, Saibal; Han, Geng; Heng, Fook-Luen; Chuang, Ching-Te
國立交通大學 2017-04-21T06:48:32Z Evaluation of 32-Bit Carry-Look-Ahead Adder Circuit with Hybrid Tunneling FET and FinFET Devices Wu, Tse-Ching; Chen, Chien-Ju; Chen, Yin-Nien; Hu, Vita Pi-Ho; Su, Pin; Chuang, Ching-Te
國立交通大學 2017-04-21T06:48:29Z Low Power Algorithm-Architecture Co-Design of Fast Independent Component Analysis (FICA) for Multi-Gas Sensor Applications Yang, Chieh-Chao; Huang, Po-Tsang; Huang, Chun-Ying; Chuang, Ching-Te; Hwang, Wei
國立交通大學 2017-04-21T06:48:28Z All Digitally Controlled Linear Voltage Regulator with PMOS Strength Self-Calibration for Ripple Reduction Kuo, Yi-Ping; Huang, Po-Tsang; Wu, Chung-Shiang; Liang, Yu-Jie; Chuang, Ching-Te; Chu, Yuan-Hua; Hwang, Wei

Showing items 51-60 of 221  (23 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page