|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51824906
Online Users :
790
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"chuang yi lin"
Showing items 1-10 of 11 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
| 國立成功大學 |
2024-06-28 |
想像未來世代是否促進綠色基金投資—以選擇 ESG 及一般指數型 ETF 為例
|
莊宜倫; Chuang, Yi-Lin |
| 臺大學術典藏 |
2020-06-16T06:31:35Z |
Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs.
|
Chuang, Yi-Lin;Lee, Po-Wei;Chang, Yao-Wen; Chuang, Yi-Lin; Lee, Po-Wei; Chang, Yao-Wen; YAO-WEN CHANG |
| 國立交通大學 |
2014-12-08T15:30:26Z |
A Flexible pH-Sensing Structure Using WO3/IrO2 Junction with Al2O3 Encapsulation Layer
|
Kuo, Li-Min; Chen, Kuan-Neng; Chuang, Yi-Lin; Chao, Shuchi |
| 國立成功大學 |
2014-04 |
Pulsed-Latch Utilization for Clock-Tree Power Optimization
|
Lin, Hong-Ting; Chuang, Yi-Lin; Yang, Zong-Han; Ho, Tsung-Yi |
| 國立中正大學 |
2014 |
以增強式學習法改善視覺伺服系統控制增益
|
莊易霖; Chuang, Yi-Lin |
| 國立成功大學 |
2013-07-15 |
使用購物APP之轉換行為為研究：以繫留效果為干擾變數
|
莊奕麟; Chuang, Yi-Lin |
| 國立成功大學 |
2011-08-01 |
Pulsed-Latch-Based Clock Tree Migration for Dynamic Power Reduction
|
Lin, Hong-Ting Lin; Ho, Tsung-Yi Ho; Chuang, Yi-Lin |
| 國立臺灣大學 |
2011 |
考慮可繞性與電源供應之超大型積體電路擺置
|
莊易霖; Chuang, Yi-Lin |
| 國立臺灣大學 |
2008 |
Effective Wire Models for X-Architecture Placement
|
Chen, Tung-Chieh; Chuang, Yi-Lin; Chang, Yao-Wen |
| 臺大學術典藏 |
2008 |
Effective Wire Models for X-Architecture Placement
|
Chen, Tung-Chieh; Chuang, Yi-Lin; Chang, Yao-Wen; Chen, Tung-Chieh; Chuang, Yi-Lin; Chang, Yao-Wen |
Showing items 1-10 of 11 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
|
