臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"chun yao wang"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 21-45 of 54 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
元智大學	2020/3/9	A Convolutional Result Sharing Approach for Binarized Neural Network Inference	陳勇志; Ya-Chun Chang; Chia-Chun Lin; Yi-Ting Lin; Chun-Yao Wang
元智大學	2020/3/25	Rehabilitation System for Limbs using IMUs	陳勇志; Chun-Jui Chen; Yi-Ting Lin; Chia-Chun Lin; Yun-Ju Lee; Chun-Yao Wang
元智大學	2020/3/25	IMU-based Smart Knee Pad for Walking Distance and Stride Count Measurement	陳勇志; Teng-Chia Wang; Yan-Ping Chang; Chun-Jui Chen; Yun-Ju Lee; Chia-Chun Lin; Chun-Yao Wang
元智大學	2020/3/25	Rehabilitation System for Limbs using IMUs	陳勇志; Chun-Jui Chen; Yi-Ting Lin; Chia-Chun Lin; Yun-Ju Lee; Chun-Yao Wang
元智大學	2019-09-03	A Glitch Key-Gate for Logic Locking	陳勇志; De-Xuan Ji; Hsiao-Yu Chiang; Chia-Chun Lin; Chia-Cheng Wu; Chun-Yao Wang
元智大學	2019-09-03	A Smart Single-Sensor Device for Instantaneously Monitoring Lower Limb Exercises	陳勇志; Yan-Ping Chang; Teng-Chia Wang; Yun-Ju Lee; Chia-Chun Lin; Chun-Yao Wang
元智大學	2018-04-16	Using Range-equivalent Circuits for Facilitating Bounded Sequential Equivalence Checking	Wei-An Ji; Chih-Chung Wang; Ching-Yi Huang; Chia-Cheng Wu; Chia-Chun Lin; Chun-Yao Wang; 陳勇志
元智大學	2018-04-16	Using Range-equivalent Circuits for Facilitating Bounded Sequential Equivalence Checking	Wei-An Ji; Chih-Chung Wang; Ching-Yi Huang; Chia-Cheng Wu; Chia-Chun Lin; Chun-Yao Wang; 陳勇志
元智大學	2018-03-19	Logic Optimization with Considering Boolean Relations	陳勇志; Tung-Yuan Lee; Chia-Cheng Wu; Chia-Chun Lin; Chun-Yao Wang
元智大學	2018-03-19	Efficient Synthesis of Approximate Threshold Logic Circuits with an Error Rate Guarantee	陳勇志; Yung-An Lai; Chia-Chun Lin; Chia-Cheng Wu; Chun-Yao Wang
元智大學	2017-03-14	In&Out: Restructuring for Threshold Logic Network Optimization	陳勇志; Chia-Chun Lin; Chiao-Wei Huang; Chun-Yao Wang
元智大學	2016-01-25	MajorSat: A SAT Solver to Majority Logic	陳勇志; Yu-Min Cho; Chun-Yao Wang; Ching-Yi Huang
元智大學	2015-09-08	Synthesis and Verification of Cyclic Combinational Circuits	陳勇志; Jui-Hung Chen; Wan-Chen Weng; Ching-Yi Huang; Chun-Yao Wang
元智大學	2015-03-16	Using Range-Equivalent Circuits for Facilitating Bounded Sequential Equivalence Checking	陳勇志; Wei-An Ji; Chih-Chung Wang; Ching-Yi Huang; Chun-Yao Wang
元智大學	2015-03-16	Using Range-Equivalent Circuits for Facilitating Bounded Sequential Equivalence Checking	陳勇志; Wei-An Ji; Chih-Chung Wang; Ching-Yi Huang; Chun-Yao Wang
元智大學	2015-03-09	Using Structural Relations for Checking Combinationality of Cyclic Circuits	陳勇志; Wan-Chen Weng; Jui-Hung Chen; Ching-Yi Huang; Chun-Yao Wang
元智大學	2015-03-09	Using Structural Relations for Checking Combinationality of Cyclic Circuits	陳勇志; Wan-Chen Weng; Jui-Hung Chen; Ching-Yi Huang; Chun-Yao Wang
元智大學	2015-03-09	Using Structural Relations for Checking Combinationality of Cyclic Circuits	陳勇志; Wan-Chen Weng; Jui-Hung Chen; Ching-Yi Huang; Chun-Yao Wang
元智大學	2015-01-19	A Defect-aware Approach for Mapping Reconfigurable Single-Electron Transistor Arrays	陳勇志; Ching-Yi Huang; Chian-Wei Liu; Chun-Yao Wang; Suman Datta; Vijaykrishnan Narayanan
元智大學	2015-01-19	A Defect-aware Approach for Mapping Reconfigurable Single-Electron Transistor Arrays	陳勇志; Ching-Yi Huang; Chian-Wei Liu; Chun-Yao Wang; Suman Datta; Vijaykrishnan Narayanan
國立臺灣師範大學	2014-10-30T09:35:09Z	Biased Random Vector Generator based on Circuit Structure	Yu-Min Kuo; heng-Hung Lin; Chun-Yao Wang; Shih-Chieh Chang; Pei-Hsin Ho
國立臺灣師範大學	2014-10-30T09:35:09Z	Intelligent Random Vector Generator Based on Probability Analysis of Circuit Structure	Yu-Min Kuo; heng-Hung Lin; Chun-Yao Wang; Shih-Chieh Chang; and Pei-Hsin Ho
國立臺灣師範大學	2014-10-30T09:35:09Z	Biased Random Vector Generator based on Circuit Structure	Yu-Min Kuo; heng-Hung Lin; Chun-Yao Wang; Shih-Chieh Chang; Pei-Hsin Ho
元智大學	2014-03-24	Rewiring for threshold logic circuit minimization	陳勇志; Chia-Chun Lin; Chun-Yao Wang; Ching-Yi Huang
元智大學	2014-03-24	Width Minimization in the Single-Electron Transistor Array Synthesis	陳勇志; Chian-Wei Liu; Chang-En Chiang; Ching-Yi Huang; Chun-Yao Wang; Suman Datta; Vijaykrishnan Narayanan

Showing items 21-45 of 54 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page

	English \| 正體中文 \| 简体中文 \| Total items :0
	Visitors : 51641756 Online Users : 892 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library