|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"chung cheng ting"
Showing items 1-10 of 17 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
| 國立交通大學 |
2019-04-03T06:47:55Z |
Nearly Dislocation-free Ge/Si Heterostructures by Using Nanoscale Epitaxial Growth Method
|
Luo, Guang-Li; Ko, Chih-Hsin; Wann, Clement H.; Chung, Cheng-Ting; Han, Zong-You; Cheng, Chao-Ching; Chang, Chun-Yen; Lin, Hau-Yu; Chien, Chao-Hsin |
| 國立交通大學 |
2018-08-21T05:54:30Z |
Fully Depleted GeOI-Channel Junctionless pMOSFET with a Low-Resistance-Raised NiGe Alloy S/D
|
Lee, Wei-Li; Hsu, Chung-Chun; Chung, Cheng-Ting; Lu, Yu-Hung; Luo, Guang-Li; Chien, Chao-Hsin |
| 國立交通大學 |
2017-04-21T06:49:40Z |
A Comprehensive Study of Ge1-xSix on Ge for the Ge nMOSFETs with Tensile Stress, Shallow Junctions and Reduced Leakage
|
Luo, Guang-Li; Huang, Shih-Chiang; Chung, Cheng-Ting; Heh, Dawei; Chien, Chao-Hsin; Cheng, Chao-Ching; Lee, Yao-Jen; Wu, Wen-Fa; Hsu, Chiung-Chih; Kuo, Mei-Ling; Yao, Jay-Yi; Chang, Mao-Nan; Liu, Chee-Wee; Hu, Chenming; Chang, Chun-Yen; Yang, Fu-Liang |
| 國立交通大學 |
2017-04-21T06:48:53Z |
Ge Channel MOSFETs Directly on Silicon
|
Chen, Che Wei; Chung, Cheng-Ting; Chien, Chao Hsin |
| 國立交通大學 |
2015-12-04T07:03:15Z |
SEMICONDUCTOR DEVICE AND FORMATION THEREOF
|
Chien Chao-Hsin; Chung Cheng-Ting; Chen Che-Wei |
| 國立交通大學 |
2014-12-12T02:45:00Z |
高介電材料於鍺基板及異質磊晶鍺元件於矽平台之研究
|
鍾政庭; Chung, Cheng-Ting; 簡昭欣; 羅廣禮; Chien, Chao-Hsin; Luo, Guang-Li |
| 國立交通大學 |
2014-12-08T15:36:59Z |
High-Performance Germanium p- and n-MOSFETs With NiGe Source/Drain
|
Chen, Che-Wei; Tzeng, Ju-Yuan; Chung, Cheng-Ting; Chien, Hung-Pin; Chien, Chao-Hsin; Luo, Guang-Li |
| 國立交通大學 |
2014-12-08T15:33:55Z |
Enhancing the Performance of Germanium Channel nMOSFET Using Phosphorus Dopant Segregation
|
Chen, Che-Wei; Tzeng, Ju-Yuan; Chung, Cheng-Ting; Chien, Hung-Pin; Chien, Chao-Hsin; Luo, Guang-Li; Wang, Pei-Yu; Tsui, Bing-Yue |
| 國立交通大學 |
2014-12-08T15:33:55Z |
Body-Tied Germanium Tri-Gate Junctionless PMOSFET With In-Situ Boron Doped Channel
|
Chen, Che-Wei; Chung, Cheng-Ting; Tzeng, Ju-Yuan; Chang, Pang-Sheng; Luo, Guang-Li; Chien, Chao-Hsin |
| 國立交通大學 |
2014-12-08T15:30:46Z |
First Experimental Ge CMOS FinFETs Directly on SOI Substrate
|
Chung, Cheng-Ting; Chen, Che-Wei; Lin, Jyun-Chih; Wu, Che-Chen; Chien, Chao-Hsin; Luo, Guang-Li |
Showing items 1-10 of 17 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
|
