|
English
|
正體中文
|
简体中文
|
0
|
|
???header.visitor??? :
51578814
???header.onlineuser??? :
1079
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"chung cp"???jsp.browse.items-by-author.description???
Showing items 51-60 of 69 (7 Page(s) Totally)
<< < 1 2 3 4 5 6 7 > >>
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:04:28Z |
REACHING APPROXIMATE AGREEMENT ON HYPERCUBE
|
CHENG, RL; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:04:06Z |
BENCHMARKING AND ANALYSIS OF SUPERSCALAR ARCHITECTURE
|
SHIAU, YH; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:04:04Z |
OPTIMAL MULTIPROCESSOR TASK-SCHEDULING USING DOMINANCE AND EQUIVALENCE-RELATIONS
|
CHOU, HC; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:03:38Z |
ON THE UPPER BOUND OF SCHEDULING INSTRUCTIONS ON PIPELINED PROCESSORS WITH DELAY
|
CHOU, HC; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:03:35Z |
Periodic adaptive branch prediction and its application in superscalar processing in Prolog
|
Ma, RL; Chung, CP |
| 國立交通大學 |
2014-12-08T15:03:29Z |
AN OPTIMAL INSTRUCTION SCHEDULER FOR SUPERSCALAR PROCESSOR
|
CHOU, HC; CHUNG, CP |
| 國立交通大學 |
2014-12-08T15:03:12Z |
An approximate agreement algorithm for wraparound meshes
|
Cheng, RL; Chung, CP |
| 國立交通大學 |
2014-12-08T15:03:12Z |
Memory system design in superscalar processing
|
Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:02:43Z |
A fault-tolerant multistage combining network
|
Lu, NP; Chung, CP |
| 國立交通大學 |
2014-12-08T15:02:24Z |
Delayed precise invalidation - A software cache coherence scheme
|
Hwang, TS; Lu, NP; Chung, CP |
Showing items 51-60 of 69 (7 Page(s) Totally)
<< < 1 2 3 4 5 6 7 > >>
View [10|25|50] records per page
|
