|
English
|
正體中文
|
简体中文
|
0
|
|
???header.visitor??? :
51609329
???header.onlineuser??? :
1188
???header.sponsordeclaration???
|
|
|
|
???tair.name??? >
???browser.page.title.author???
|
"chung sh"???jsp.browse.items-by-author.description???
Showing items 6-15 of 26 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:43:00Z |
A case study on the wafer probing scheduling problem
|
Pearn, WL; Chung, SH; Yang, MH |
| 國立交通大學 |
2014-12-08T15:42:49Z |
Cycle time estimation for wafer fab with engineering lots
|
Chung, SH; Huang, HW |
| 國立交通大學 |
2014-12-08T15:42:49Z |
Minimizing the total machine workload for the wafer probing scheduling problem
|
Pearn, WL; Chung, SH; Yang, MH |
| 國立交通大學 |
2014-12-08T15:42:05Z |
The wafer probing scheduling problem (WPSP)
|
Pearn, WL; Chung, SH; Yang, MH |
| 國立交通大學 |
2014-12-08T15:41:27Z |
Job order releasing and throughput planning for multi-priority orders in wafer fabs
|
Chung, SH; Pearn, WL; Lee, AHI; Ke, WT |
| 國立交通大學 |
2014-12-08T15:39:20Z |
A case study on the multistage IC final testing scheduling problem with reentry
|
Pearn, WL; Chung, SH; Chen, AY; Yang, MH |
| 國立交通大學 |
2014-12-08T15:37:20Z |
Algorithms for the wafer probing scheduling problem with sequence-dependent set-up time and due date restrictions
|
Pearn, WL; Chung, SH; Yang, MH; Chen, YH |
| 國立交通大學 |
2014-12-08T15:34:50Z |
A linear programming model for the control wafers downgrading problem
|
Chung, SH; Pearn, WL; Kang, HY |
| 國立交通大學 |
2014-12-08T15:25:48Z |
A tool portfolio elimination mechanism (TPEM) for a wafer fab
|
Chung, SH; Hsieh, MH; Liu, JC |
| 國立交通大學 |
2014-12-08T15:25:33Z |
The scheduling for parallel machines with periodic maintenance and setup activities
|
Chung, SH; Tai, YT; Tsai, PH |
Showing items 6-15 of 26 (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page
|
