English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  53260342    ???header.onlineuser??? :  674
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"chung ss"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 11-20 of 36  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-08T15:27:35Z A numerical model for simulating MOSFET gate current degradation by considering the interface state generation Yih, CM; Chung, SS; Hsu, CCH
國立交通大學 2014-12-08T15:27:33Z A physically-based built-in Spice Poly-Si TFT model for circuit simulation and reliability evaluation Chung, SS; Chen, DC; Cheng, CT; Yeh, CF
國立交通大學 2014-12-08T15:27:25Z A new bride damage characterization technique for evaluating hot carrier reliability of flash memory cell after P/E cycles Chung, SS; Yih, CM; Cheng, SM; Liang, MS
國立交通大學 2014-12-08T15:27:23Z Performance and reliability evaluations of P-channel flash memories with different programming schemes Chung, SS; Kuo, SN; Yih, CM; Chao, TS
國立交通大學 2014-12-08T15:27:09Z Universal switched-current integrator blocks for SI filter design Chan, JL; Chung, SS
國立交通大學 2014-12-08T15:27:09Z An accurate hot carrier reliability monitor for deep-submicron shallow S/D junction thin gate oxide n-MOSFET's Chung, SS; Chen, SJ; Yih, CM; Yang, WJ; Chao, TS
國立交通大學 2014-12-08T15:26:55Z N-channel versus P-channel flash EEPROM - Which one has better reliabilities Chung, SS; Liaw, ST; Yih, CM; Ho, ZH; Lin, CJ; Kuo, DS; Liang, MS
國立交通大學 2014-12-08T15:26:48Z New experimental evidences of the plasma charging enhanced hot carrier effect and its impact on surface channel CMOS devices Chen, SJ; Lin, CC; Chung, SS; Lin, HC
國立交通大學 2014-12-08T15:26:48Z A new physical and quantitative width dependent hot carrier model for shallow-trench-isolated CMOS devices Chung, SS; Chen, SJ; Yang, WJ; Yang, JJ
國立交通大學 2014-12-08T15:26:32Z A novel and direct determination of the interface traps in sub-100nm CMOS devices with direct tunneling regime (12 similar to 16A) gate oxide Chung, SS; Chen, SJ; Yang, CK; Cheng, SM; Lin, SH; Sheng, YC; Lin, HS; Hung, KT; Wu, DY; Yew, TR; Chien, SC; Liou, FT; Wen, F

Showing items 11-20 of 36  (4 Page(s) Totally)
<< < 1 2 3 4 > >>
View [10|25|50] records per page