|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"chung steve s"
Showing items 36-45 of 136 (14 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page
| 國立交通大學 |
2017-04-21T06:49:09Z |
An Innovative 1T1R Dipole Dynamic Random Access Memory (DiRAM) featuring High Speed, Ultra-low power, and Low Voltage Operation
|
Hsieh, E. R.; Chuang, C. H.; Chung, Steve S. |
| 國立交通大學 |
2017-04-21T06:49:07Z |
Recent Advances of RTN Technique Towards the Understanding of the Gate Dielectric Reliability in Trigate FinFETs
|
Chung, Steve S. |
| 國立交通大學 |
2017-04-21T06:49:07Z |
Experimental Techniques on the Understanding of the Charge Loss in a SONOS Nitride-storage Nonvolatile Memory
|
Hsieh, E. R.; Wang, H. T.; Chung, Steve S.; Chang, Wayne; Wang, S. D.; Chen, C. H. |
| 國立交通大學 |
2017-04-21T06:49:02Z |
A Novel One Transistor Resistance-Gate Nonvolatile Memory
|
Chung, Steve S.; Hsieh, E. R.; Yang, S. P.; Chuang, C. H. |
| 國立交通大學 |
2017-04-21T06:48:53Z |
The Random Dopant and Gate Oxide Variations in Trigate MOSFETs
|
Chung, Steve S. |
| 國立交通大學 |
2017-04-21T06:48:48Z |
3D-TCAD Simulation Study of the Contact All Around T-FinFET Structure for 10nm Metal-Oxide-Semiconductor Field-Effect Transistor
|
Chou, Chen-Han; Hsu, Chung-Chun; Yeh, Wen-Kuan; Chung, Steve S.; Chien, Chao-Hsin |
| 國立交通大學 |
2017-04-21T06:48:46Z |
A Novel One Transistor Non-volatile Memory Feasible for NOR and NAND Applications in IoT Era
|
Chung, Steve S.; Hsieh, E. R.; Yang, S. P.; Chuang, C. H. |
| 國立交通大學 |
2017-04-21T06:48:32Z |
Demonstration of 3D Vertical RRAM with Ultra Low-leakage, High-selectivity and Self-compliance Memory Cells
|
Luo, Qing; Xu, Xiaoxin; Liu, Hongtao; Lv, Hangbing; Gong, Tiancheng; Long, Shibing; Liu, Qi; Sun, Haitao; Banerjee, Writam; Li, Ling; Gao, Jianfeng; Lu, Nianduan; Chung, Steve S.; Li, Jing; Liu, Ming |
| 國立交通大學 |
2017-04-21T06:48:18Z |
The Demonstration of Low-cost and Logic Process Fully-Compatible OTP Memory on Advanced HKMG CMOS with a Newly found Dielectric Fuse Breakdown
|
Hsieh, E. R.; Huang, Z. H.; Chung, Steve S.; Ke, J. C.; Yang, C. W.; Tsai, C. T.; Yew, T. R. |
| 國立交通大學 |
2017-04-21T06:48:17Z |
High Performance Design of Tunneling FET for Low Voltage/Power Applications: Strategies and Solutions
|
Chung, Steve S. |
Showing items 36-45 of 136 (14 Page(s) Totally)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page
|
