臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 总笔数 :0
	造访人次 : 51511345 在线人数 : 1248 教育部委托研究计画计画执行:国立台湾大学图书馆

搜寻范围

进阶搜寻

登入

管理

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

关于TAIR
	计画说明

浏览
	典藏机构
	作者
	题名
	日期
	统计图表
	机构即时统计
	学术趋势

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作权
	出版社及期刊政策查询
	TAIR著作权会议记录

相关连结
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"chung yang huang"的相关文件

回到依作者浏览
依题名排序	依日期排序

显示项目 21-30 / 46 (共5页)
<< < 1 2 3 4 5 > >>
每页显示[10|25|50]项目

机构	日期	题名	作者
臺大學術典藏	2018-09-10T08:46:44Z	Speeding Up MPSoC Virtual Platform Simulation by Ultra Synchronization Checking Method	Yu-Fu Yeh; Chung-Yang (Ric) Huang; Chi-An Wu; Hsin-Cheng Lin; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T08:18:34Z	A Unified Multi-Corner Multi-Mode Static Timing Analysis Engine	Chin-Chia Nien;Shih-Heng Tsai;Chung-Yang (Ric) Huang; Chin-Chia Nien; Shih-Heng Tsai; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T08:18:34Z	Speeding Up SoC Virtual Platform Simulation by Data-Dependency-Aware Synchronization and Scheduling	Kuen-Huei Lin;Siao-Jie Cai;Chung-Yang (Ric) Huang; Kuen-Huei Lin; Siao-Jie Cai; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T08:18:34Z	Formal Deadlock Checking on High-Level SystemC Designs	Chun-Nan Chou;Chang-Hong Hsu;Yueh-Tung Chao;Chung-Yang (Ric) Huang; Chun-Nan Chou; Chang-Hong Hsu; Yueh-Tung Chao; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T08:18:34Z	A Robust Functional ECO Engine by SAT Proof Minimization and Interpolation Techniques	Bo-Han Wu;Chun-Ju Yang;Chung-Yang (Ric) Huang;Jie-Hong (Rol;) Jiang; Bo-Han Wu; Chun-Ju Yang; Chung-Yang (Ric) Huang; JIE-HONG JIANG; Jie-Hong (Rol; ) Jiang; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T08:18:34Z	Automatic Constraint Generation for Guided Random Simulation	Hu-Hsi Yeh;Chung-Yang (Ric) Huang; Hu-Hsi Yeh; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T08:18:33Z	To SAT or Not to SAT: Scalable Exploration of Functional Dependency	Jie-Hong R. Jiang;Chih-Chun Lee;Alan Mishchenko;Chung-Yang (Ric) Huang; Jie-Hong R. Jiang; Chih-Chun Lee; Alan Mishchenko; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG; JIE-HONG JIANG
臺大學術典藏	2018-09-10T07:42:21Z	Solving Constraint Satisfiability Problem for Automatic Generation of Design Verification Vectors	R.C.-Y. Huang; K.-T. Cheng; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T07:42:21Z	A False-Path Aware Formal Static Timing Analyzer Considering Simultaneous Input Transitions	Shih-Heng Tsai;Chung-Yang (Ric) Huang; Shih-Heng Tsai; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏	2018-09-10T07:42:21Z	Interpolant Generation without Constructing Resolution Graph	Chih-Jen Hsu;Shao-Lun Huang;Chia-An Wu;Chung-Yang (Ric) Huang; Chih-Jen Hsu; Shao-Lun Huang; Chia-An Wu; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG

显示项目 21-30 / 46 (共5页)
<< < 1 2 3 4 5 > >>
每页显示[10|25|50]项目