English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51370119    Online Users :  859
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"chung yang huang"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 21-30 of 46  (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T08:46:44Z Speeding Up MPSoC Virtual Platform Simulation by Ultra Synchronization Checking Method Yu-Fu Yeh; Chung-Yang (Ric) Huang; Chi-An Wu; Hsin-Cheng Lin; CHUNG-YANG HUANG
臺大學術典藏 2018-09-10T08:18:34Z A Unified Multi-Corner Multi-Mode Static Timing Analysis Engine Chin-Chia Nien;Shih-Heng Tsai;Chung-Yang (Ric) Huang; Chin-Chia Nien; Shih-Heng Tsai; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏 2018-09-10T08:18:34Z Speeding Up SoC Virtual Platform Simulation by Data-Dependency-Aware Synchronization and Scheduling Kuen-Huei Lin;Siao-Jie Cai;Chung-Yang (Ric) Huang; Kuen-Huei Lin; Siao-Jie Cai; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏 2018-09-10T08:18:34Z Formal Deadlock Checking on High-Level SystemC Designs Chun-Nan Chou;Chang-Hong Hsu;Yueh-Tung Chao;Chung-Yang (Ric) Huang; Chun-Nan Chou; Chang-Hong Hsu; Yueh-Tung Chao; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏 2018-09-10T08:18:34Z A Robust Functional ECO Engine by SAT Proof Minimization and Interpolation Techniques Bo-Han Wu;Chun-Ju Yang;Chung-Yang (Ric) Huang;Jie-Hong (Rol;) Jiang; Bo-Han Wu; Chun-Ju Yang; Chung-Yang (Ric) Huang; JIE-HONG JIANG; Jie-Hong (Rol; ) Jiang; CHUNG-YANG HUANG
臺大學術典藏 2018-09-10T08:18:34Z Automatic Constraint Generation for Guided Random Simulation Hu-Hsi Yeh;Chung-Yang (Ric) Huang; Hu-Hsi Yeh; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏 2018-09-10T08:18:33Z To SAT or Not to SAT: Scalable Exploration of Functional Dependency Jie-Hong R. Jiang;Chih-Chun Lee;Alan Mishchenko;Chung-Yang (Ric) Huang; Jie-Hong R. Jiang; Chih-Chun Lee; Alan Mishchenko; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG; JIE-HONG JIANG
臺大學術典藏 2018-09-10T07:42:21Z Solving Constraint Satisfiability Problem for Automatic Generation of Design Verification Vectors R.C.-Y. Huang; K.-T. Cheng; CHUNG-YANG HUANG
臺大學術典藏 2018-09-10T07:42:21Z A False-Path Aware Formal Static Timing Analyzer Considering Simultaneous Input Transitions Shih-Heng Tsai;Chung-Yang (Ric) Huang; Shih-Heng Tsai; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG
臺大學術典藏 2018-09-10T07:42:21Z Interpolant Generation without Constructing Resolution Graph Chih-Jen Hsu;Shao-Lun Huang;Chia-An Wu;Chung-Yang (Ric) Huang; Chih-Jen Hsu; Shao-Lun Huang; Chia-An Wu; Chung-Yang (Ric) Huang; CHUNG-YANG HUANG

Showing items 21-30 of 46  (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page