English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  53000941    ???header.onlineuser??? :  800
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"hashizume m"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 106-115 of 127  (13 Page(s) Totally)
<< < 4 5 6 7 8 9 10 11 12 13 > >>
View [10|25|50] records per page

Institution Date Title Author
國立臺灣科技大學 2016 A built-in electrical test circuit for detecting open leads in assembled PCB circuits Miyabe, T;Hashizume, M;Yotsuyanagi, H;Lu, S.-K;Roth, Z.
國立臺灣科技大學 2016 Electrical interconnect test of solder joint part with boundary scan flip flops and a built-in test circuit Hashizume, M;Ikiri, Y;Konishi, T;Yotsuyanagi, H;Lu, S.-K.
國立臺灣科技大學 2016 Enhanced Built-In Self-Repair Techniques for Improving Fabrication Yield and Reliability of Embedded Memories Lu, S.-K;Tsai, C.-J;Hashizume, M.
國立臺灣科技大學 2016 A power supply circuit for interconnect tests based on injected charge volume of 3D IC Ohtani, K;Hashizume, M;Suga, D;Yotsuyanagi, H;Lu, S.-K.
國立臺灣科技大學 2016 A built-in defective level monitor of resistive open defects in 3D ICs with logic gates Hashizume, M;Odoriba, A;Yotsuyanagi, H;Lu, S.-K.
國立臺灣科技大學 2016 Testability for resistive open defects by electrical interconnect test of 3D ICs without boundary scan flip flops Ali, F.A.B;Hashizume, M;Ikiri, Y;Yotsuyanagi, H;Lu, S.-K.
國立臺灣科技大學 2016 Adaptive ECC Techniques for Yield and Reliability Enhancement of Flash Memories Lu, S.-K;Zhong, S.-X;Hashizume, M.
國立臺灣科技大學 2016 An enhanced built-in self-repair technique for yield and reliability improvement of embedded memories Lu, S.-K;Lin, H.-W;Hashizume, M.
國立臺灣科技大學 2015 Address scrambling and data inversion techniques for yield enhancement of NROM-Based ROMs Lu, S.-K.;Li, T.-L.;Hashizume, M.;Chen, J.-L.
國立臺灣科技大學 2015 Electrical interconnect test method of 3D ICs by injected charge volume Suga, D.;Hashizume, M.;Yotsuyanagi, H.;Lu, S.-K.

Showing items 106-115 of 127  (13 Page(s) Totally)
<< < 4 5 6 7 8 9 10 11 12 13 > >>
View [10|25|50] records per page