臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| Total items :2818311
	Visitors : 28024514 Online Users : 590 Project Commissioned by the Ministry of Education Project Executed by National Taiwan University Library

Scope

Adv. Search

Login

Administrator

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

About TAIR
	About TAIR

Browse By
	Institution
	Author
	Title
	Date
	Statistics Chart
	Institution Facts
	Trend

News
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

Copyright
	Publisher & Journal Policy
	TAIR Copyright Conference Minutes

Related Links
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"heng shou hsu"

Return to Browse by Author
Sorting by Title	Sort by Date

Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page

Institution	Date	Title	Author
元智大學	2011-10	V-Band Flip-Chip Assembled Gain Block Using In0.6Ga0.4As Metamorphic High-Electron-Mobility Transistor Technology	Che-Yang Chiang; Heng-Tung Hsu; Chin-Te Wang; Chien-I Kuo; Heng-Shou Hsu; Edward Yi Chang
元智大學	2009-04	SYSTEM LEVEL INTEGRATION OF SIMULATION METHODS FOR HIGH DATA-RATE TRANSMISSION CIRCUIT DESIGN APPLICATIONS	許恒通; Heng-Shou Hsu
元智大學	2007-12	Accurate Performance Evaluation of HEMT Devices for High-Speed Logic Applications through Rigorous Device Modelling Technique	許恒通; Chia-Yuang Chang; Edward Yi Chang; Heng-Shou Hsu
元智大學	2007-12	Evaluation of RF and Logic Performance for 80 nm InAs/InGaAs Composite Channel HEMTs Using Gate Sinking Technology	許恒通; Chien-I Kuo; Chia-Yuan Chang; Edward Yi Chang; Heng-Shou Hsu
元智大學	2007-12	Evaluation of RF and Logic Performance for 80 nm InAs/InGaAs Composite Channel HEMTs Using Gate Sinking Technology	許恒通; Chien-I Kuo; Chia-Yuan Chang; Edward Yi Chang; Heng-Shou Hsu
元智大學	2007-12	Accurate Performance Evaluation of HEMT Devices for High-Speed Logic Applications through Rigorous Device Modelling Technique	許恒通; Chia-Yuang Chang; Edward Yi Chang; Heng-Shou Hsu
元智大學	2007-12	Evaluation of RF and Logic Performance for 80 nm InAs/InGaAs Composite Channel HEMTs Using Gate Sinking Technology	許恒通; Chien-I Kuo; Chia-Yuan Chang; Edward Yi Chang; Heng-Shou Hsu

Showing items 1-7 of 7 (1 Page(s) Totally)
1
View [10|25|50] records per page