English  |  正體中文  |  简体中文  |  2823024  
???header.visitor??? :  30211118    ???header.onlineuser??? :  908
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"hsin shu chen"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-25 of 68  (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2022-01-03T08:00:59Z Single Event Effect of the Combinational Circuit by Femtosecond Pulse Laser Pei-Kai Liao; Yu-Lin Chen; Hsin-Shu Chen*;  Jia-Han Li*; Pei-Yuan Chu; Chia-Ray Chen; Chien-Kai Tseng; JIA-HAN LI
臺大學術典藏 2022-01-03T08:00:59Z Short Pulse Laser and Proton Beam For Testing Single Event Effect on Digital Inverter Circuit Pei-Kai Liao; Yu-Lin Chen; Hsin-Shu Chen; Jia-Han Li*; Pei-Yuan Chu; Chia-Ray Chen; Chien-Kai Tseng; 廖培凱; 陳昱霖; 陳信樹; 李佳翰*; 朱培源; 陳嘉瑞; 曾建凱; JIA-HAN LI
臺大學術典藏 2021-09-02T00:04:59Z A 34.3?dB SNDR, 2.3GS/s, Sub-radix pipeline ADC using incomplete settling technique with background radix detector Chen H.-S;Tseng C.-J;Chen C.-M;Chen H.-W.; Chen H.-S; Tseng C.-J; Chen C.-M; Chen H.-W.; HSIN-SHU CHEN
臺大學術典藏 2021-09-02T00:04:59Z An 89.55dB-SFDR 179.6dB-FoM s 12-bit lMS/s SAR-Assisted SAR ADC with Weight-Split Compensation Calibration Hu Y.-S;Lin J.-H;Lin D.-G;Lin K.-Y;Chen H.-S.; Hu Y.-S; Lin J.-H; Lin D.-G; Lin K.-Y; Chen H.-S.; HSIN-SHU CHEN
臺大學術典藏 2021-09-02T00:04:59Z A 10-bit 300 MS/s pipeline ADC with time-domain MDAC Chen H.-S;Tseng C.-J;Chuang Y.-W;Chang C.-W.; Chen H.-S; Tseng C.-J; Chuang Y.-W; Chang C.-W.; HSIN-SHU CHEN
臺大學術典藏 2021-05-24T13:07:20Z A 10-bit 300 MS/s pipeline ADC with time-domain MDAC HSIN-SHU CHEN; Tseng, Chien Jian; Chuang, Yu Wei; Chang, Chun Wei
臺大學術典藏 2020-06-11T06:48:28Z A 0.9V 15fJ/conversion-step 8-bit 1.5GS/s two-step SAR ADC Hu, Y.-S.;Huang, P.-C.;Yang, M.-T.;Wu, S.-W.;Chen, H.-S.; Hu, Y.-S.; Huang, P.-C.; Yang, M.-T.; Wu, S.-W.; Chen, H.-S.; HSIN-SHU CHEN
臺大學術典藏 2020-06-11T06:48:28Z An 8-bit 900MS/S two-step SAR ADC Huang, P.-C.;Hu, Y.-S.;Tai, H.-Y.;Chen, H.-S.; Huang, P.-C.; Hu, Y.-S.; Tai, H.-Y.; Chen, H.-S.; HSIN-SHU CHEN
臺大學術典藏 2020-06-11T06:48:28Z A Fast-Transient Switched-Capacitor DC-DC Converter with a Current Sensing Control Technique. Chen, Chi-Wei;Chen, Hsin-Shu;Wu, Wen-Jong; Chen, Chi-Wei; Chen, Hsin-Shu; Wu, Wen-Jong; HSIN-SHU CHEN
臺大學術典藏 2020-06-11T06:48:28Z A 12-bit 200kS/s subranging SAR ADC with an energy-curve reshape technique Hu, Y.-S.;Lin, K.-Y.;Chen, H.-S.; Hu, Y.-S.; Lin, K.-Y.; Chen, H.-S.; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z A 0.6V 1.63fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System HSIN-SHU CHEN;Hsin-Shu Chen;Li-Yu Huang;Yao-Sheng Hu; Yao-Sheng Hu; Li-Yu Huang; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z A 0.6V 1.63fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System HSIN-SHU CHEN;Hsin-Shu Chen;Li-Yu Huang;Yao-Sheng Hu; Yao-Sheng Hu; Li-Yu Huang; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z A 0.6V 1.63fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System HSIN-SHU CHEN;Hsin-Shu Chen;Li-Yu Huang;Yao-Sheng Hu; Yao-Sheng Hu; Li-Yu Huang; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z A 0.6V 1.63fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System HSIN-SHU CHEN;Hsin-Shu Chen;Li-Yu Huang;Yao-Sheng Hu; Yao-Sheng Hu; Li-Yu Huang; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z An 89.55dB-SFDR 179.6dB-FoMS 12-bit 1MS/s SAR-Assisted SAR ADC with Weight-Split Compensation Calibration HSIN-SHU CHEN;Hsin-Shu Chen;Kai-Yue Lin;Ding-Guo Lin;Jhao-Huei Lin;Yao-Sheng Hu; Yao-Sheng Hu; Jhao-Huei Lin; Ding-Guo Lin; Kai-Yue Lin; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z An 89.55dB-SFDR 179.6dB-FoMS 12-bit 1MS/s SAR-Assisted SAR ADC with Weight-Split Compensation Calibration HSIN-SHU CHEN;Hsin-Shu Chen;Kai-Yue Lin;Ding-Guo Lin;Jhao-Huei Lin;Yao-Sheng Hu; Yao-Sheng Hu; Jhao-Huei Lin; Ding-Guo Lin; Kai-Yue Lin; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z An 89.55dB-SFDR 179.6dB-FoMS 12-bit 1MS/s SAR-Assisted SAR ADC with Weight-Split Compensation Calibration HSIN-SHU CHEN;Hsin-Shu Chen;Kai-Yue Lin;Ding-Guo Lin;Jhao-Huei Lin;Yao-Sheng Hu; Yao-Sheng Hu; Jhao-Huei Lin; Ding-Guo Lin; Kai-Yue Lin; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z An 89.55dB-SFDR 179.6dB-FoMS 12-bit 1MS/s SAR-Assisted SAR ADC with Weight-Split Compensation Calibration HSIN-SHU CHEN;Hsin-Shu Chen;Kai-Yue Lin;Ding-Guo Lin;Jhao-Huei Lin;Yao-Sheng Hu; Yao-Sheng Hu; Jhao-Huei Lin; Ding-Guo Lin; Kai-Yue Lin; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z A 0.6 V 1.63 fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System HSIN-SHU CHEN;Hsin-Shu Chen;Li-Yu Huang;Yao-Sheng Hu; Yao-Sheng Hu; Li-Yu Huang; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z A 0.6 V 1.63 fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System HSIN-SHU CHEN;Hsin-Shu Chen;Li-Yu Huang;Yao-Sheng Hu; Yao-Sheng Hu; Li-Yu Huang; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z A 0.6 V 1.63 fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System HSIN-SHU CHEN;Hsin-Shu Chen;Li-Yu Huang;Yao-Sheng Hu; Yao-Sheng Hu; Li-Yu Huang; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:34Z A 0.6 V 1.63 fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System HSIN-SHU CHEN;Hsin-Shu Chen;Li-Yu Huang;Yao-Sheng Hu; Yao-Sheng Hu; Li-Yu Huang; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:33Z A 12.5fJ/conversion-step 8-bit 800 MS/s Two-Step SAR ADC HSIN-SHU CHEN;Hsin-Shu Chen;Hung-Yen Tai;Po-Chao Huang;Yao-Sheng Hu; Yao-Sheng Hu; Po-Chao Huang; Hung-Yen Tai; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:33Z A 12.5fJ/conversion-step 8-bit 800 MS/s Two-Step SAR ADC HSIN-SHU CHEN;Hsin-Shu Chen;Hung-Yen Tai;Po-Chao Huang;Yao-Sheng Hu; Yao-Sheng Hu; Po-Chao Huang; Hung-Yen Tai; Hsin-Shu Chen; HSIN-SHU CHEN
臺大學術典藏 2019-10-31T07:12:33Z A 12.5fJ/conversion-step 8-bit 800 MS/s Two-Step SAR ADC HSIN-SHU CHEN;Hsin-Shu Chen;Hung-Yen Tai;Po-Chao Huang;Yao-Sheng Hu; Yao-Sheng Hu; Po-Chao Huang; Hung-Yen Tai; Hsin-Shu Chen; HSIN-SHU CHEN

Showing items 1-25 of 68  (3 Page(s) Totally)
1 2 3 > >>
View [10|25|50] records per page