臺大學術典藏 |
2019-10-31T07:12:33Z |
A 12.5fJ/conversion-step 8-bit 800 MS/s Two-Step SAR ADC
|
HSIN-SHU CHEN;Hsin-Shu Chen;Hung-Yen Tai;Po-Chao Huang;Yao-Sheng Hu; Yao-Sheng Hu; Po-Chao Huang; Hung-Yen Tai; Hsin-Shu Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:33Z |
A Current Average Control Method for Transient-Glitch Reduction in Variable Frequency DC-DC Converters
|
HSIN-SHU CHEN;Yi-Jan Emery Chen;Jau-Horng Chen;Jia-Nan Tai;Hsin-Shu Chen; Hsin-Shu Chen; Jia-Nan Tai; Jau-Horng Chen; Yi-Jan Emery Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:33Z |
A Current Average Control Method for Transient-Glitch Reduction in Variable Frequency DC-DC Converters
|
HSIN-SHU CHEN;Yi-Jan Emery Chen;Jau-Horng Chen;Jia-Nan Tai;Hsin-Shu Chen; Hsin-Shu Chen; Jia-Nan Tai; Jau-Horng Chen; Yi-Jan Emery Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:33Z |
A Current Average Control Method for Transient-Glitch Reduction in Variable Frequency DC-DC Converters
|
HSIN-SHU CHEN;Yi-Jan Emery Chen;Jau-Horng Chen;Jia-Nan Tai;Hsin-Shu Chen; Hsin-Shu Chen; Jia-Nan Tai; Jau-Horng Chen; Yi-Jan Emery Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:33Z |
A Current Average Control Method for Transient-Glitch Reduction in Variable Frequency DC-DC Converters
|
HSIN-SHU CHEN;Yi-Jan Emery Chen;Jau-Horng Chen;Jia-Nan Tai;Hsin-Shu Chen; Hsin-Shu Chen; Jia-Nan Tai; Jau-Horng Chen; Yi-Jan Emery Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:33Z |
A 0.25μm HV-CMOS Synchronous Inversion and Charge Extraction (SICE) Interface Circuit for Piezoelectric Energy Harvesting
|
HSIN-SHU CHEN;Wen-Jong Wu;Micka?l Lallart;Hsin-Shu Chen;Kai-Ren Cheng; Kai-Ren Cheng; Hsin-Shu Chen; Micka?l Lallart; Wen-Jong Wu; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:33Z |
A 0.25μm HV-CMOS Synchronous Inversion and Charge Extraction (SICE) Interface Circuit for Piezoelectric Energy Harvesting
|
HSIN-SHU CHEN;Wen-Jong Wu;Micka?l Lallart;Hsin-Shu Chen;Kai-Ren Cheng; Kai-Ren Cheng; Hsin-Shu Chen; Micka?l Lallart; Wen-Jong Wu; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:33Z |
A 0.25μm HV-CMOS Synchronous Inversion and Charge Extraction (SICE) Interface Circuit for Piezoelectric Energy Harvesting
|
HSIN-SHU CHEN;Wen-Jong Wu;Micka?l Lallart;Hsin-Shu Chen;Kai-Ren Cheng; Kai-Ren Cheng; Hsin-Shu Chen; Micka?l Lallart; Wen-Jong Wu; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:33Z |
A 0.25μm HV-CMOS Synchronous Inversion and Charge Extraction (SICE) Interface Circuit for Piezoelectric Energy Harvesting
|
HSIN-SHU CHEN;Wen-Jong Wu;Micka?l Lallart;Hsin-Shu Chen;Kai-Ren Cheng; Kai-Ren Cheng; Hsin-Shu Chen; Micka?l Lallart; Wen-Jong Wu; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:32Z |
A 10-bit 200MS/s Capacitor-Sharing Pipeline ADC
|
HSIN-SHU CHEN;Hsin-Shu Chen;Ching-Hua Yang;Yi-Chun Hsieh;Chien-Jian Tseng; Chien-Jian Tseng; Yi-Chun Hsieh; Ching-Hua Yang; Hsin-Shu Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:32Z |
A 10-bit 200MS/s Capacitor-Sharing Pipeline ADC
|
HSIN-SHU CHEN;Hsin-Shu Chen;Ching-Hua Yang;Yi-Chun Hsieh;Chien-Jian Tseng; Chien-Jian Tseng; Yi-Chun Hsieh; Ching-Hua Yang; Hsin-Shu Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:32Z |
A 10-bit 200MS/s Capacitor-Sharing Pipeline ADC
|
HSIN-SHU CHEN;Hsin-Shu Chen;Ching-Hua Yang;Yi-Chun Hsieh;Chien-Jian Tseng; Chien-Jian Tseng; Yi-Chun Hsieh; Ching-Hua Yang; Hsin-Shu Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:32Z |
A 10-bit 200MS/s Capacitor-Sharing Pipeline ADC
|
HSIN-SHU CHEN;Hsin-Shu Chen;Ching-Hua Yang;Yi-Chun Hsieh;Chien-Jian Tseng; Chien-Jian Tseng; Yi-Chun Hsieh; Ching-Hua Yang; Hsin-Shu Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:32Z |
An 8b 700MS/s 1b/cycle SAR ADC Using a Delay-Shift Technique
|
HSIN-SHU CHEN;Hsin-Shu Chen;Cheng-Hsueh Tsai;Pao-Yang Tsai;Hung-Yen Tai;Tsung-Han Tsai; Tsung-Han Tsai; Hung-Yen Tai; Pao-Yang Tsai; Cheng-Hsueh Tsai; Hsin-Shu Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:32Z |
An 8b 700MS/s 1b/cycle SAR ADC Using a Delay-Shift Technique
|
HSIN-SHU CHEN;Hsin-Shu Chen;Cheng-Hsueh Tsai;Pao-Yang Tsai;Hung-Yen Tai;Tsung-Han Tsai; Tsung-Han Tsai; Hung-Yen Tai; Pao-Yang Tsai; Cheng-Hsueh Tsai; Hsin-Shu Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:32Z |
An 8b 700MS/s 1b/cycle SAR ADC Using a Delay-Shift Technique
|
HSIN-SHU CHEN;Hsin-Shu Chen;Cheng-Hsueh Tsai;Pao-Yang Tsai;Hung-Yen Tai;Tsung-Han Tsai; Tsung-Han Tsai; Hung-Yen Tai; Pao-Yang Tsai; Cheng-Hsueh Tsai; Hsin-Shu Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-31T07:12:32Z |
An 8b 700MS/s 1b/cycle SAR ADC Using a Delay-Shift Technique
|
HSIN-SHU CHEN;Hsin-Shu Chen;Cheng-Hsueh Tsai;Pao-Yang Tsai;Hung-Yen Tai;Tsung-Han Tsai; Tsung-Han Tsai; Hung-Yen Tai; Pao-Yang Tsai; Cheng-Hsueh Tsai; Hsin-Shu Chen; HSIN-SHU CHEN |
臺大學術典藏 |
2019-10-15T03:05:31Z |
Roles of Epstein-Barr virus viral load monitoring in the prediction of posttransplant lymphoproliferative disorder in pediatric liver transplantation
|
Chang, MH;YUNG-MING JENG;Hsu, HY;YEN-HSUAN NI;Chen, HL;JIA-FENG WU;REY-HENG HU;MING-CHIH HO;HSIN-SHU CHEN; HSIN-SHU CHEN; MING-CHIH HO; REY-HENG HU; JIA-FENG WU; Chen, HL; YEN-HSUAN NI; Hsu, HY; YUNG-MING JENG; Chang, MH |
臺大學術典藏 |
2019-10-15T03:05:31Z |
Roles of Epstein-Barr virus viral load monitoring in the prediction of posttransplant lymphoproliferative disorder in pediatric liver transplantation
|
Chang, MH;YUNG-MING JENG;Hsu, HY;YEN-HSUAN NI;Chen, HL;JIA-FENG WU;REY-HENG HU;MING-CHIH HO;HSIN-SHU CHEN; HSIN-SHU CHEN; MING-CHIH HO; REY-HENG HU; JIA-FENG WU; Chen, HL; YEN-HSUAN NI; Hsu, HY; YUNG-MING JENG; Chang, MH |
臺大學術典藏 |
2018-09-10T15:33:01Z |
An 8 b 700 MS/s 1 b/Cycle SAR ADC Using a Delay-Shift Technique
|
Tsung-Han Tsai; Hung-Yen Tai; Pao-Yang Tsai; Cheng-Hsueh Tsai; Hsin-Shu Chen; HSIN-SHU CHEN; Tsung-Han Tsai;Hung-Yen Tai;Pao-Yang Tsai;Cheng-Hsueh Tsai;Hsin-Shu Chen |
臺大學術典藏 |
2018-09-10T15:33:01Z |
An 8 b 700 MS/s 1 b/Cycle SAR ADC Using a Delay-Shift Technique
|
Tsung-Han Tsai; Hung-Yen Tai; Pao-Yang Tsai; Cheng-Hsueh Tsai; Hsin-Shu Chen; HSIN-SHU CHEN; Tsung-Han Tsai;Hung-Yen Tai;Pao-Yang Tsai;Cheng-Hsueh Tsai;Hsin-Shu Chen |
臺大學術典藏 |
2018-09-10T15:33:01Z |
An 8 b 700 MS/s 1 b/Cycle SAR ADC Using a Delay-Shift Technique
|
Tsung-Han Tsai; Hung-Yen Tai; Pao-Yang Tsai; Cheng-Hsueh Tsai; Hsin-Shu Chen; HSIN-SHU CHEN; Tsung-Han Tsai;Hung-Yen Tai;Pao-Yang Tsai;Cheng-Hsueh Tsai;Hsin-Shu Chen |
臺大學術典藏 |
2018-09-10T15:22:47Z |
A 0.6V 6.4fJ/conversion-step 10-bit 150MS/s subranging SAR ADC in 40nm CMOS
|
Hu, Y.-S.;Shih, C.-H.;Tai, H.-Y.;Chen, H.-W.;Chen, H.-S.; Hu, Y.-S.; Shih, C.-H.; Tai, H.-Y.; Chen, H.-W.; Chen, H.-S.; HSIN-SHU CHEN |
臺大學術典藏 |
2018-09-10T14:57:27Z |
A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS
|
Tai, H.-Y.;Tsai, C.-H.;Tsai, P.-Y.;Chen, H.-W.;Chen, H.-S.; Tai, H.-Y.; Tsai, C.-H.; Tsai, P.-Y.; Chen, H.-W.; Chen, H.-S.; HSIN-SHU CHEN |
臺大學術典藏 |
2018-09-10T14:57:27Z |
A 6-Bit 1 GS/s pipeline ADC using incomplete settling with background sampling-point calibration
|
Lai, C.-F.; Chen, H.-S.; HSIN-SHU CHEN; Tseng, C.-J.;Lai, C.-F.;Chen, H.-S.; Tseng, C.-J. |