|
???tair.name??? >
???browser.page.title.author???
|
"hsu hsing hui"???jsp.browse.items-by-author.description???
Showing items 1-15 of 15 (1 Page(s) Totally) 1 View [10|25|50] records per page
國立交通大學 |
2014-12-16T06:15:37Z |
Suspended nanochannel transistor structure and method for fabricating the same
|
Lin, Horng-Chin; Su, Chun-Jung; Hsu, Hsing-Hui; Li, Guan-Jang |
國立交通大學 |
2014-12-16T06:14:18Z |
Suspended nanochannel transistor structure and method for fabricating the same
|
Lin Horng-Chih; Su Chun-Jung; Hsu Hsing-Hui; Li Guan-Jang |
國立交通大學 |
2014-12-12T01:37:50Z |
新穎多閘極多晶矽奈米線薄膜電晶體之研製與其應用
|
徐行徽; Hsu, Hsing-Hui; 林鴻志; 黃調元; Lin, Horng-Chih; Huang, Tiao-Yuan |
國立交通大學 |
2014-12-08T15:48:15Z |
Tr-gate Poly-Si Thin-Film Transistor with Nanowire Channels
|
Hsu, Hsing-Hui; Lin, Horng-Chih; Huang, Tiao-Yuan |
國立交通大學 |
2014-12-08T15:30:52Z |
Impacts of Nanocrystal Location on the Operation of Trap-Layer-Engineered Poly-Si Nanowired Gate-All-Around SONOS Memory Devices
|
Luo, Cheng-Wei; Lin, Horng-Chih; Lee, Ko-Hui; Chen, Wei-Chen; Hsu, Hsing-Hui; Huang, Tiao-Yuan |
國立交通大學 |
2014-12-08T15:20:10Z |
Tri-gated Poly-Si Nanowire SONOS Devices
|
Hsu, Hsing-Hui; Liu, Ta-Wei; Lin, Chuan-Ding; Chia Kuo-Jung; Huang, Tiao-Yuan; Lin, Horng-Chih |
國立交通大學 |
2014-12-08T15:12:04Z |
Impacts of Multiple-Gated Configuration on the Characteristics of Poly-Si Nanowire SONOS Devices
|
Hsu, Hsing-Hui; Lin, Horng-Chih; Luo, Cheng-Wei; Su, Chun-Jung; Huang, Tiao-Yuan |
國立交通大學 |
2014-12-08T15:11:16Z |
A novel multiple-gate polycrystalline silicon nanowire transistor featuring an inverse-T gate
|
Lin, Horng-Chih; Hsu, Hsing-Hui; Su, Chun-Jung; Huang, Tiao-Yuan |
國立交通大學 |
2014-12-08T15:10:41Z |
Fabrication and Characterization of Multiple-Gated Poly-Si Nanowire Thin-Film Transistors and Impacts of Multiple-Gate Structures on Device Fluctuations
|
Hsu, Hsing-Hui; Liu, Ta-Wei; Chan, Leng; Lin, Chuan-Ding; Huang, Tiao-Yuan; Lin, Horng-Chih |
國立交通大學 |
2014-12-08T15:10:06Z |
Performance Improvement of Polycrystalline Silicon Nanowire Thin-Film Transistors by a High-k Capping Layer
|
Lee, Ko-Hui; Hsu, Hsing-Hui; Lin, Horng-Chih; Huang, Tiao-Yuan |
國立交通大學 |
2014-12-08T15:09:56Z |
Origin of hysteresis in current-voltage characteristics of polycrystalline silicon thin-film transistors
|
Lin, Horng-Chih; Hung, Cheng-Hsiung; Chen, Wei-Chen; Lin, Zer-Ming; Hsu, Hsing-Hui; Hunag, Tiao-Yuang |
國立交通大學 |
2014-12-08T15:09:52Z |
Threshold-Voltage Fluctuation of Double-Gated Poly-Si Nanowire Field-Effect Transistor
|
Hsu, Hsing-Hui; Lin, Horng-Chih; Chan, Leng; Huang, Tiao-Yuan |
國立交通大學 |
2014-12-08T15:07:08Z |
Origins of Performance Enhancement in Independent Double-Gated Poly-Si Nanowire Devices
|
Hsu, Hsing-Hui; Lin, Horng-Chih; Huang, Tiao-Yuan |
國立交通大學 |
2014-12-08T15:07:01Z |
Trigated Poly-Si Nanowire SONOS Devices for Flat-Panel Applications
|
Lin, Horng-Chih; Liu, Ta-Wei; Hsu, Hsing-Hui; Lin, Chuan-Ding; Huang, Tiao-Yuan |
國立交通大學 |
2014-12-08T15:04:53Z |
Characteristics of poly-Si nanowire transistors with multiple-gate configurations
|
Hsu, Hsing-Hui; Lin, Homg-Chih; Lee, Ko-Hui; Huang, Jian-Fu; Huang, Tiao-Yuan |
Showing items 1-15 of 15 (1 Page(s) Totally) 1 View [10|25|50] records per page
|