English  |  正體中文  |  简体中文  |  總筆數 :2826152  
造訪人次 :  31807974    線上人數 :  1045
教育部委託研究計畫      計畫執行:國立臺灣大學圖書館
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
關於TAIR

瀏覽

消息

著作權

相關連結

"huang jiun lang"的相關文件

回到依作者瀏覽
依題名排序 依日期排序

顯示項目 1-16 / 16 (共1頁)
1 
每頁顯示[10|25|50]項目

機構 日期 題名 作者
臺大學術典藏 2020-06-11T06:50:43Z A Charge-Sensing-Capable Source Driver for TFT Array Testing in System-on-Panel Displays. Lin, Chen-Wei;Huang, Jiun-Lang; Lin, Chen-Wei; Huang, Jiun-Lang; JIUN-LANG HUANG
臺大學術典藏 2020-06-11T06:50:41Z Guest Editors' Introduction: A Promising Alternative to Conventional Silicon Huang, Jiun-Lang;Cheng, Kwang-Ting; Huang, Jiun-Lang; Cheng, Kwang-Ting; JIUN-LANG HUANG
臺大學術典藏 2020-06-11T06:50:40Z An FPGA-Based Data Receiver for Digital IC Testing. Huang, Wei-Chen;Hou, Guan-Hao;Huang, Jiun-Lang;Kuo, Terry; Huang, Wei-Chen; Hou, Guan-Hao; Huang, Jiun-Lang; Kuo, Terry; JIUN-LANG HUANG
臺大學術典藏 2020-06-11T06:50:38Z A robust ADC code hit counting technique. Huang, Jiun-Lang;Chou, Kuo-Yu;Lu, Ming-Huan;Huang, Xuan-Lun; Huang, Jiun-Lang; Chou, Kuo-Yu; Lu, Ming-Huan; Huang, Xuan-Lun; JIUN-LANG HUANG
臺大學術典藏 2018-09-10T06:03:13Z A low-cost jitter measurement technique for BIST applications Huang, Jiun-Lang; J.-L. Huang; J.-J. Huang; Y.-S. Liu
國立臺灣大學 2009 LPTest: A Flexible Low-Power Test Pattern Generator Wu, Meng-Fan; Hu, Kai-Shun; Huang, Jiun-Lang
國立臺灣大學 2009 Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment Wu, Meng-Fan; Huang, Jiun-Lang; Wen, Xiaoqing; Miyase, K.
國立臺灣大學 2009 A Charge-Sensing-Capable Source Driver for TFT Array Testing in System-on-Panel Displays Lin, Chen-Wei; Huang, Jiun-Lang
國立臺灣大學 2006 A low-cost jitter measurement technique for BIST applications Huang, Jiun-Lang; Huang, Jui-Jer; Liu, Yuan-Shuang
國立臺灣大學 2006 On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines Huang, Jiun-Lang
國立臺灣大學 2005-02 製程偏移對可測試性設計技術效能影響的評估 陳逸任; 黃俊郎; Chen, Yi-Ren; Huang, Jiun-Lang
臺大學術典藏 2005-02 製程偏移對可測試性設計技術效能影響的評估 Chen, Yi-Ren; Huang, Jiun-Lang; 陳逸任; 黃俊郎; Chen, Yi-Ren; Huang, Jiun-Lang
國立臺灣大學 2005 A Fabrication Process Variation Based Approach to Evaluate Design-for-Test Techniques Chen, Yi-Ren; Huang, Jiun-Lang
國立臺灣大學 2003-11 A low-cost jitter measurement technique for BIST applications Huang, Jui-Jer; Huang, Jiun-Lang
國立臺灣大學 2003 Practical Considerations in Applying-Modulation-Based Analog BIST to Sampled-Data Systems Hong, Hao-Chiao; Huang, Jiun-Lang; Cheng, Kwang-Ting; Wu, Cheng-Wen; Kwai, Ding-Ming
臺大學術典藏 2003 Practical Considerations in Applying-Modulation-Based Analog BIST to Sampled-Data Systems Hong, Hao-Chiao; Huang, Jiun-Lang; Cheng, Kwang-Ting; Wu, Cheng-Wen; Kwai, Ding-Ming; Hong, Hao-Chiao; Huang, Jiun-Lang; Cheng, Kwang-Ting; Wu, Cheng-Wen; Kwai, Ding-Ming

顯示項目 1-16 / 16 (共1頁)
1 
每頁顯示[10|25|50]項目