English  |  正體中文  |  简体中文  |  Total items :2823024  
Visitors :  30210389    Online Users :  912
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"hung sheng chin"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 1-3 of 3  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2019-04-02T06:04:33Z Circuit-Simulation-Based Multi-objective Evolutionary Algorithm with Multi-Level Clock Driving Technique for a-Si:H TFTs Gate Driver Circuit Design Optimization Hung, Sheng-Chin; Chen, Chieh-Yang; Chiang, Chien-Hsueh; Li, Yiming
國立交通大學 2018-01-24T07:39:36Z 多目標演化法暨多準位訊號驅動方式在資通訊和生醫面板顯示器閘級驅動電路設計最佳化之研究 洪聖欽; 李義明; Hung, Sheng-Chin; Li, Yiming
國立交通大學 2015-12-02T02:59:16Z Circuit-Simulation-Based Multi-Objective Evolutionary Algorithm for Design Optimization of a-Si:H TFTs Gate Driver Circuits Under Multilevel Clock Driving Hung, Sheng-Chin; Chiang, Chien-Hsueh; Li, Yiming

Showing items 1-3 of 3  (1 Page(s) Totally)
1 
View [10|25|50] records per page