臺大學術典藏 |
2018-09-10T15:36:25Z |
A Continuous Compact Model Incorporating Higher-Order Correction for Junctionless Nanowire Tansistors with Arbitrary Doping Profiles
|
C Hong;L. Yang;Q. Cheng;T. Han;J. B. Kuo;Y. Chen; C Hong; L. Yang; Q. Cheng; T. Han; J. B. Kuo; Y. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:36:25Z |
A Continuous Compact Model Incorporating Higher-Order Correction for Junctionless Nanowire Tansistors with Arbitrary Doping Profiles
|
C Hong;L. Yang;Q. Cheng;T. Han;J. B. Kuo;Y. Chen; C Hong; L. Yang; Q. Cheng; T. Han; J. B. Kuo; Y. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:36:25Z |
A Nonlinear Surface-Field Compact Model for Juinctionless Nanowire MOSFET
|
C. Hong;L. Yang;Q. Cheng;T. Han;J. B. Kuo;Y. Chen; C. Hong; L. Yang; Q. Cheng; T. Han; J. B. Kuo; Y. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:36:25Z |
A Nonlinear Surface-Field Compact Model for Juinctionless Nanowire MOSFET
|
C. Hong;L. Yang;Q. Cheng;T. Han;J. B. Kuo;Y. Chen; C. Hong; L. Yang; Q. Cheng; T. Han; J. B. Kuo; Y. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:25:58Z |
Floating-body-correlated subthreshold behavior of SOI NMOS device considering back-gate-bias effect
|
S. K. Hu;J. B. Kuo;Y. J. Chen; S. K. Hu; J. B. Kuo; Y. J. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:25:58Z |
Floating-body-correlated subthreshold behavior of SOI NMOS device considering back-gate-bias effect
|
S. K. Hu;J. B. Kuo;Y. J. Chen; S. K. Hu; J. B. Kuo; Y. J. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:25:58Z |
Analysis of Subthreshold Behavior of SOI NMOS De ice Considering Back-Gate-Bias-Related Flaoting Body Effect
|
S. K. Hu;J. B. Kuo; S. K. Hu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:25:58Z |
Analysis of Subthreshold Behavior of SOI NMOS De ice Considering Back-Gate-Bias-Related Flaoting Body Effect
|
S. K. Hu;J. B. Kuo; S. K. Hu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:18Z |
Compact Modeling of 40nm Pd SOI NMOS Devices Considering Floating Body Effect
|
J. B. Kuo; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:18Z |
Compact Modeling of 40nm Pd SOI NMOS Devices Considering Floating Body Effect
|
J. B. Kuo; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:18Z |
MTCMOS low-power optimization technique (LPOT) for 1V pipelined RISC CPU circuit
|
C. B. Hsu;Y. S. Hong;J. B. Kuo; C. B. Hsu; Y. S. Hong; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:18Z |
MTCMOS low-power optimization technique (LPOT) for 1V pipelined RISC CPU circuit
|
C. B. Hsu;Y. S. Hong;J. B. Kuo; C. B. Hsu; Y. S. Hong; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:18Z |
MTCMOS Low-Power Design Technique (LPDT) for Low-Voltage Piepelined Mcoprocessor Circuit
|
C. B. Hsu;J. B. Kuo; C. B. Hsu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:18Z |
MTCMOS Low-Power Design Technique (LPDT) for Low-Voltage Piepelined Mcoprocessor Circuit
|
C. B. Hsu;J. B. Kuo; C. B. Hsu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:18Z |
Parasitic BJT versus DIBL: Floating-Body-Related Subthreshold Characteristics of SOI NMOS Device
|
D. H. Lung;S. K. Hu;J. B. Kuo;D. Chen; D. H. Lung; S. K. Hu; J. B. Kuo; D. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:18Z |
Parasitic BJT versus DIBL: Floating-Body-Related Subthreshold Characteristics of SOI NMOS Device
|
D. H. Lung;S. K. Hu;J. B. Kuo;D. Chen; D. H. Lung; S. K. Hu; J. B. Kuo; D. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
A Surface-Field-Based Model for Nanowire MOSFETs with Spatial Variations of Doping Profiles
|
Q. Cheng;C. Y. Hong;J. B. Kuo;Y. J. Chen; Q. Cheng; C. Y. Hong; J. B. Kuo; Y. J. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
A Surface-Field-Based Model for Nanowire MOSFETs with Spatial Variations of Doping Profiles
|
Q. Cheng;C. Y. Hong;J. B. Kuo;Y. J. Chen; Q. Cheng; C. Y. Hong; J. B. Kuo; Y. J. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Subthreshold Behavior of the SOI NMOS Device Consdiering BJT and DIBL Effects
|
D. H. Lung;J. B. Kuo; D. H. Lung; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Subthreshold Behavior of the SOI NMOS Device Consdiering BJT and DIBL Effects
|
D. H. Lung;J. B. Kuo; D. H. Lung; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Leakage Power Consumption Reduction Strategy (PCRS) Using Mixed-Vth (MVT) Cells for Low-Voltage/Low-Power SOC
|
G. Lin;C. B. Hsu;J. B. Kuo; G. Lin; C. B. Hsu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Leakage Power Consumption Reduction Strategy (PCRS) Using Mixed-Vth (MVT) Cells for Low-Voltage/Low-Power SOC
|
G. Lin;C. B. Hsu;J. B. Kuo; G. Lin; C. B. Hsu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-VTH cells for low-power SOC designs
|
JAMES-B KUO; J. B. Kuo; G. Lin; G. Lin;J. B. Kuo |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-VTH cells for low-power SOC designs
|
JAMES-B KUO; J. B. Kuo; G. Lin; G. Lin;J. B. Kuo |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Power consumption optimization methodology (PCOM) for low-power/ low-voltage 32-bit microprocessor circuit design via MTCMOS
|
C. B. Hsu;J. B. Kuo; C. B. Hsu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Power consumption optimization methodology (PCOM) for low-power/ low-voltage 32-bit microprocessor circuit design via MTCMOS
|
C. B. Hsu;J. B. Kuo; C. B. Hsu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Back-Gate-Baias Induced Floating-Body-Related Subthreshold Characteristics of SOI NMOS Device
|
S. K. Hu;D. H. Lung;J. B. Kuo;D. Chen; S. K. Hu; D. H. Lung; J. B. Kuo; D. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T15:00:17Z |
Back-Gate-Baias Induced Floating-Body-Related Subthreshold Characteristics of SOI NMOS Device
|
S. K. Hu;D. H. Lung;J. B. Kuo;D. Chen; S. K. Hu; D. H. Lung; J. B. Kuo; D. Chen; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Function of the Upper/Lower Parasitic BJTs in 40nm PD SOI NMOS Device due to the Back-Gate Bias Effect
|
A. P. Chuang;S. I. Su;Z. H. Yang;J. B. Kuo;D. Chen;C. S. Yeh; A. P. Chuang; S. I. Su; Z. H. Yang; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Function of the Upper/Lower Parasitic BJTs in 40nm PD SOI NMOS Device due to the Back-Gate Bias Effect
|
A. P. Chuang;S. I. Su;Z. H. Yang;J. B. Kuo;D. Chen;C. S. Yeh; A. P. Chuang; S. I. Su; Z. H. Yang; J. B. Kuo; D. Chen; C. S. Yeh; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Novel Power Consumption Reduction strategy Using Mixed-Vth Cells for Optimizaing the Cells on Critical Paths for Low-Power SOC
|
G. Lin;J. B. Kuo; G. Lin; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Novel Power Consumption Reduction strategy Using Mixed-Vth Cells for Optimizaing the Cells on Critical Paths for Low-Power SOC
|
G. Lin;J. B. Kuo; G. Lin; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Turn-off Transient Behavior of PD SOI NMOS Device Considering the Back-Gate Bias Effect
|
D. H. Lung; J. B. Kuo; D. Chen; JAMES-B KUO; D. H. Lung;J. B. Kuo;D. Chen |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Turn-off Transient Behavior of PD SOI NMOS Device Considering the Back-Gate Bias Effect
|
D. H. Lung; J. B. Kuo; D. Chen; JAMES-B KUO; D. H. Lung;J. B. Kuo;D. Chen |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Modeling Advanced PD SOI CMOS Devices
|
J. B. Kuo; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Modeling Advanced PD SOI CMOS Devices
|
J. B. Kuo; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Back-Gate Bias Effect of PD SOI NMOS Device Considering BJT
|
D. H. Lung;J. B. Kuo; D. H. Lung; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Back-Gate Bias Effect of PD SOI NMOS Device Considering BJT
|
D. H. Lung;J. B. Kuo; D. H. Lung; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Analytical Drain Current Model for Poly-Si Thin-Film Transistors Biased in Strong Inversion Considering Degradation of Tail States at Grain Boundary
|
L. L. Wang;J. B. Kuo;S. Zhang; L. L. Wang; J. B. Kuo; S. Zhang; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:50:25Z |
Analytical Drain Current Model for Poly-Si Thin-Film Transistors Biased in Strong Inversion Considering Degradation of Tail States at Grain Boundary
|
L. L. Wang;J. B. Kuo;S. Zhang; L. L. Wang; J. B. Kuo; S. Zhang; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:24:49Z |
Compact Modeling of SOI CMOS Devices
|
J. B. Kuo; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:24:49Z |
Compact Modeling of SOI CMOS Devices
|
J. B. Kuo; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:24:49Z |
Grain-Boundary Impact Ionization-Induced Current Hump Effects of Polysilicon TFTs
|
S. Zhang; JAMES-B KUO; J. B. Kuo; T. C. Liu;J. B. Kuo;S. Zhang; T. C. Liu |
臺大學術典藏 |
2018-09-10T09:24:49Z |
Grain-Boundary Impact Ionization-Induced Current Hump Effects of Polysilicon TFTs
|
S. Zhang; JAMES-B KUO; J. B. Kuo; T. C. Liu;J. B. Kuo;S. Zhang; T. C. Liu |
臺大學術典藏 |
2018-09-10T09:24:49Z |
Grain Boundary-Related Kink Effects of Poly-Si TFTs
|
T. C. Liu;J. B. Kuo; T. C. Liu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:24:49Z |
Grain Boundary-Related Kink Effects of Poly-Si TFTs
|
T. C. Liu;J. B. Kuo; T. C. Liu; J. B. Kuo; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:24:49Z |
Modeling Hot-Carrier-Induced Reliability of Poly-silicon Thin Film Transistors
|
L. L. Wang;J. B. Kuo;S. Zhang; L. L. Wang; J. B. Kuo; S. Zhang; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:24:49Z |
Modeling Hot-Carrier-Induced Reliability of Poly-silicon Thin Film Transistors
|
L. L. Wang;J. B. Kuo;S. Zhang; L. L. Wang; J. B. Kuo; S. Zhang; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:24:48Z |
Foating-Body Kink-Effect Related Parasitic Bipolar Transistor Behavior in Poly-Si TFT
|
T. C. Liu;J. B. Kuo;S. D. Zhang; T. C. Liu; J. B. Kuo; S. D. Zhang; JAMES-B KUO |
臺大學術典藏 |
2018-09-10T09:24:48Z |
Foating-Body Kink-Effect Related Parasitic Bipolar Transistor Behavior in Poly-Si TFT
|
T. C. Liu;J. B. Kuo;S. D. Zhang; T. C. Liu; J. B. Kuo; S. D. Zhang; JAMES-B KUO |