English  |  正體中文  |  简体中文  |  2823024  
???header.visitor??? :  30244657    ???header.onlineuser??? :  926
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"j ku"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 1-3 of 3  (1 Page(s) Totally)
1 
View [10|25|50] records per page

Institution Date Title Author
臺大學術典藏 2018-09-10T08:18:40Z Signal/Power integrity modeling of high-speed memory modules using chip-package-board co-analysis W.-D. Guo; Y.-H. Lin; H.-S. Chen; Y-C Lu; J. Hong; C.-H. Yu; A. Cheng; J. Chou; C.-J. Chang; J. Ku; T.-L. Wu; R.-B. Wu; H.-H. Chuang; YI-CHANG LU; TZONG-LIN WU; HSIN-SHU CHEN; RUEY-BEEI WU et al.
臺大學術典藏 2018-09-10T08:18:39Z A broadband chip-level power-bus model feasible for power integrity chip-package co-design in high-speed memory circuits H.-H. Chuang;C.-J. Hsu;J. Hong;C.-H. Yu;A. Cheng;J. Ku;T.-L. Wu; H.-H. Chuang; C.-J. Hsu; J. Hong; C.-H. Yu; A. Cheng; J. Ku; T.-L. Wu; TZONG-LIN WU
臺大學術典藏 2018-09-10T08:18:39Z A broadband chip-level power-bus model feasible for power integrity chip-package co-design in high-speed memory circuits H.-H. Chuang;C.-J. Hsu;J. Hong;C.-H. Yu;A. Cheng;J. Ku;T.-L. Wu; H.-H. Chuang; C.-J. Hsu; J. Hong; C.-H. Yu; A. Cheng; J. Ku; T.-L. Wu; TZONG-LIN WU

Showing items 1-3 of 3  (1 Page(s) Totally)
1 
View [10|25|50] records per page