|
"jehng y s"的相關文件
顯示項目 1-8 / 8 (共1頁)
1
每頁顯示[10|25|50]項目
| 臺大學術典藏 |
2020-06-16T06:38:46Z |
An Efficient and Simple VLSI Tree Architecture for Motion Estimation Algorithms
|
Jehng, Y.-S.;Chen, L.-G.;Chiueh, T.-D.; Jehng, Y.-S.; Chen, L.-G.; Chiueh, T.-D.; TZI-DAR CHIUEH |
| 臺大學術典藏 |
2018-09-10T05:15:51Z |
Pipeline interleaving design for FIR, IIR, and FFT array processors
|
Chen, L.-G.;Jehng, Y.-S.;Chiueh, T.-D.; Chen, L.-G.; Jehng, Y.-S.; Chiueh, T.-D.; LIANG-GEE CHEN |
| 臺大學術典藏 |
2018-09-10T05:15:51Z |
Pipeline interleaving design for FIR, IIR, and FFT array processors
|
Chen, L.-G.;Jehng, Y.-S.;Chiueh, T.-D.; Chen, L.-G.; Jehng, Y.-S.; Chiueh, T.-D.; LIANG-GEE CHEN |
| 臺大學術典藏 |
2018-09-10T04:27:49Z |
An Efficient and Simple VLSI Tree Architecture for Motion Estimation Algorithms
|
Jehng, Y.-S.;Chen, L.-G.;Chiueh, T.-D.; Jehng, Y.-S.; Chen, L.-G.; Chiueh, T.-D.; LIANG-GEE CHEN |
| 臺大學術典藏 |
2018-09-10T04:27:49Z |
An Efficient and Simple VLSI Tree Architecture for Motion Estimation Algorithms
|
Jehng, Y.-S.;Chen, L.-G.;Chiueh, T.-D.; Jehng, Y.-S.; Chen, L.-G.; Chiueh, T.-D.; LIANG-GEE CHEN |
| 臺大學術典藏 |
2018-09-10T04:07:55Z |
Design and analysis of VLSI-based arithmetic arrays with error correction
|
Chen, T.-H.; Chen, L.-G.; Jehng, Y.-S.; LIANG-GEE CHEN |
| 臺大學術典藏 |
2018-09-10T03:43:47Z |
ASG: Automatic schematic generator
|
Jehng, Y.-S.; Chen, L.-G.; Parng, T.-M.; LIANG-GEE CHEN |
| 臺大學術典藏 |
2018-09-10T03:43:47Z |
An Efficient Parallel Motion Estimation Algorithm Image Processing for Digital
|
Chen, L.-G.; Chen, W.-T.; Jehng, Y.-S.; Chiueh, T.-D.; LIANG-GEE CHEN |
顯示項目 1-8 / 8 (共1頁)
1
每頁顯示[10|25|50]項目
|
