|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51917037
Online Users :
1180
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"jehng yeu shen"
Showing items 1-6 of 6 (1 Page(s) Totally)
1
View [10|25|50] records per page
| 臺大學術典藏 |
2018-07-06T14:21:48Z |
Realization of array architectures for video compression algorithms
|
Jehng, Yeu-Shen; Chen, Llang-Gee; Chiueh, Tzi-Dar; Chen, Thou-Ho; Jehng, Yeu-Shen; Chen, Llang-Gee; Chiueh, Tzi-Dar; Chen, Thou-Ho |
| 國立臺灣大學 |
1993 |
An Efficient and Simple VLSI Tree Architecture for Motion Estimation Algorithms
|
闕志達; Jehng, Yeu-Shen; Chen, Liang-Gee; Chiueh, Tzi-Dar; Jehng, Yeu-Shen; Chen, Liang-Gee |
| 國立臺灣大學 |
1992-05 |
Realization of array architectures for video compression algorithms
|
Jehng, Yeu-Shen; Chen, Llang-Gee; Chiueh, Tzi-Dar; Chen, Thou-Ho |
| 國立臺灣大學 |
1992-04 |
A partitioning approach to design fault-tolerant arithmetic arrays
|
Chen, Thou-Ho; Chen, Liang-Gee; Jehng, Yeu-Shen |
| 臺大學術典藏 |
1992-04 |
A partitioning approach to design fault-tolerant arithmetic arrays
|
Chen, Thou-Ho; Chen, Liang-Gee; Jehng, Yeu-Shen; Chen, Thou-Ho; Chen, Liang-Gee; Jehng, Yeu-Shen |
| 國立臺灣大學 |
1991 |
ASG: Automatic schematic generator
|
Jehng, Yeu-Shen; Chen, Liang-Gee; Parng, Tai-Ming |
Showing items 1-6 of 6 (1 Page(s) Totally)
1
View [10|25|50] records per page
|
