|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"jen cw"
Showing items 66-90 of 106 (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:25:40Z |
A bandwidth and memory efficient MPEG-4 shape encoder
|
Lee, KB; Chang, NYC; Chin, HY; Hsu, HC; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:38Z |
Lightweight arithmetic units for VLSI digital signal processors
|
Ou, SH; Lin, TJ; Lin, HY; Chao, CM; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:38Z |
A novel register organization for VLIW digital signal processors
|
Lin, TJ; Lee, CC; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:37Z |
Architecture for area-efficient 2-D transform in H.264/AVC
|
Kuo, YT; Lin, TY; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:24Z |
Hierarchical instruction encoding for VLIW digital signal processors
|
Liu, CH; Lin, TJ; Chao, CM; Hsiao, PC; Lin, LC; Chen, SK; Huang, CW; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:23Z |
Pipelining technique for energy-aware datapaths
|
Huang, WS; Lin, TJ; Ou, SH; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:19:40Z |
A memory-efficient realization of cyclic convolution and its application to discrete cosine transform
|
Chen, HC; Guo, JI; Chang, TS; Jen, CW |
| 國立交通大學 |
2014-12-08T15:19:15Z |
An efficient quality-aware memory controller for multimedia platform SoC
|
Lee, KB; Lin, TC; Jen, CW |
| 國立交通大學 |
2014-12-08T15:19:15Z |
The long length DHT design with a new hardware efficient distributed arithmetic approach and cyclic preserving partitioning
|
Chen, HC; Chang, TS; Guo, JI; Jen, CW |
| 國立交通大學 |
2014-12-08T15:18:00Z |
Distributed arithmetic realisation of cyclic convolution and its DFT application
|
Chen, HC; Guo, JI; Jen, CW; Chang, TS |
| 國立交通大學 |
2014-12-08T15:17:31Z |
A compact DSP core with static floating-point arithmetic
|
Lin, TJ; Lin, HY; Chao, CM; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:06:26Z |
DEPLETION WIDTHS OF THE METAL-INSULATOR SEMICONDUCTOR (MIS) STRUCTURE
|
JEN, CW; LEE, CL; LEI, TF |
| 國立交通大學 |
2014-12-08T15:06:09Z |
MOTA - A MOSFET TIMING SIMULATOR
|
JOU, SJ; JEN, CW; SHEN, WZ; LEE, CL |
| 國立交通大學 |
2014-12-08T15:06:03Z |
ELLIPSOMETRY MEASUREMENTS ON SIO2-FILMS FOR THICKNESSES UNDER 200-A
|
HO, JH; LEE, CL; JEN, CW; LEI, TF |
| 國立交通大學 |
2014-12-08T15:06:02Z |
SIMULATABLE TIMING MODEL FOR MOS LOGIC-CIRCUIT
|
JOU, SJ; SHEN, WZ; JEN, CW; LEE, CL |
| 國立交通大學 |
2014-12-08T15:05:56Z |
DESIGN OF A SYSTOLIC ARRAY SYSTEM FOR LINEAR STATE-EQUATIONS
|
JOU, SJ; JEN, CW |
| 國立交通大學 |
2014-12-08T15:05:45Z |
DESIGN OF ALGORITHM-BASED FAULT-TOLERANT VLSI ARRAY PROCESSOR
|
LIU, CM; JEN, CW |
| 國立交通大學 |
2014-12-08T15:05:43Z |
MULTI-DIMENSIONAL PARALLEL COMPUTING STRUCTURES FOR REGULAR ITERATIVE ALGORITHMS
|
JEN, CW; KWAI, DM |
| 國立交通大學 |
2014-12-08T15:05:35Z |
REDUNDANCY DESIGN FOR A FAULT TOLERANT SYSTOLIC ARRAY
|
WANG, JJ; JEN, CW |
| 國立交通大學 |
2014-12-08T15:05:33Z |
DESIGN OF ONE-DIMENSIONAL SYSTOLIC-ARRAY SYSTEMS FOR LINEAR STATE-EQUATIONS
|
JEN, CW; JOU, SJ |
| 國立交通大學 |
2014-12-08T15:05:01Z |
BIT-SLICED MEDIAN FILTER DESIGN BASED ON MAJORITY GATE
|
LEE, CL; JEN, CW |
| 國立交通大學 |
2014-12-08T15:05:00Z |
DATA FLOW REPRESENTATION OF ITERATIVE ALGORITHMS FOR SYSTOLIC ARRAYS
|
JEN, CW; KWAI, DM |
| 國立交通大學 |
2014-12-08T15:04:50Z |
ON THE DESIGN OF VLSI ARRAYS FOR DISCRETE FOURIER-TRANSFORM
|
LIU, CM; JEN, CW |
| 國立交通大學 |
2014-12-08T15:04:46Z |
THE EFFICIENT MEMORY-BASED VLSI ARRAY DESIGNS FOR DFT AND DCT
|
GUO, JI; LIU, CM; JEN, CW |
| 國立交通大學 |
2014-12-08T15:04:44Z |
A PARALLEL ADAPTIVE ALGORITHM FOR MOVING TARGET DETECTION AND ITS VLSI ARRAY REALIZATION
|
LIU, CM; JEN, CW |
Showing items 66-90 of 106 (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page
|
