|
"jen cw"的相關文件
顯示項目 56-105 / 106 (共3頁)
<< < 1 2 3 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:26:16Z |
Optimal data transfer and buffering schemes for JPEG 2000 encoder
|
Chiu, MY; Lee, KB; Jen, CW |
| 國立交通大學 |
2014-12-08T15:26:16Z |
Quality-aware memory controller for multimedia platform SOC
|
Lin, TC; Lee, KB; Jen, CW |
| 國立交通大學 |
2014-12-08T15:26:04Z |
A memory efficient realization of cyclic convolution and its application to discrete cosine transform
|
Chen, HC; Guo, JI; Jen, CW |
| 國立交通大學 |
2014-12-08T15:26:01Z |
Optimal frame memory and data transfer scheme for MPEG-4 shape coding
|
Lee, KB; Chang, NYC; Chin, HY; Hsu, HJ; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:57Z |
Trace-path analysis and performance estimation for multimedia application in embedded system
|
Chang, NYC; Lee, KB; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:57Z |
QME: An efficient subsampling-based block matching algorithm for motion estimation
|
Lee, KB; Chin, HY; Hsu, HC; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:57Z |
A fast dual symbol context-based arithmetic coding for MPEG-4 shape coding
|
Lee, KB; Lin, JY; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:57Z |
A cost-effective MPEG-4 shape-adaptive DCT with auto-aligned transpose memory organization
|
Lee, KB; Hsu, HC; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:52Z |
Novel programmable digital signal processor for multimedia applications
|
Lin, LC; Lin, TJ; Lee, CC; Chao, CM; Chen, SK; Liu, CH; Hsiao, PC; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:52Z |
Complexity-aware design of DA-based fir filters
|
Chen, CC; Lin, TJ; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:40Z |
A bandwidth and memory efficient MPEG-4 shape encoder
|
Lee, KB; Chang, NYC; Chin, HY; Hsu, HC; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:38Z |
Lightweight arithmetic units for VLSI digital signal processors
|
Ou, SH; Lin, TJ; Lin, HY; Chao, CM; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:38Z |
A novel register organization for VLIW digital signal processors
|
Lin, TJ; Lee, CC; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:37Z |
Architecture for area-efficient 2-D transform in H.264/AVC
|
Kuo, YT; Lin, TY; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:24Z |
Hierarchical instruction encoding for VLIW digital signal processors
|
Liu, CH; Lin, TJ; Chao, CM; Hsiao, PC; Lin, LC; Chen, SK; Huang, CW; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:25:23Z |
Pipelining technique for energy-aware datapaths
|
Huang, WS; Lin, TJ; Ou, SH; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:19:40Z |
A memory-efficient realization of cyclic convolution and its application to discrete cosine transform
|
Chen, HC; Guo, JI; Chang, TS; Jen, CW |
| 國立交通大學 |
2014-12-08T15:19:15Z |
An efficient quality-aware memory controller for multimedia platform SoC
|
Lee, KB; Lin, TC; Jen, CW |
| 國立交通大學 |
2014-12-08T15:19:15Z |
The long length DHT design with a new hardware efficient distributed arithmetic approach and cyclic preserving partitioning
|
Chen, HC; Chang, TS; Guo, JI; Jen, CW |
| 國立交通大學 |
2014-12-08T15:18:00Z |
Distributed arithmetic realisation of cyclic convolution and its DFT application
|
Chen, HC; Guo, JI; Jen, CW; Chang, TS |
| 國立交通大學 |
2014-12-08T15:17:31Z |
A compact DSP core with static floating-point arithmetic
|
Lin, TJ; Lin, HY; Chao, CM; Liu, CW; Jen, CW |
| 國立交通大學 |
2014-12-08T15:06:26Z |
DEPLETION WIDTHS OF THE METAL-INSULATOR SEMICONDUCTOR (MIS) STRUCTURE
|
JEN, CW; LEE, CL; LEI, TF |
| 國立交通大學 |
2014-12-08T15:06:09Z |
MOTA - A MOSFET TIMING SIMULATOR
|
JOU, SJ; JEN, CW; SHEN, WZ; LEE, CL |
| 國立交通大學 |
2014-12-08T15:06:03Z |
ELLIPSOMETRY MEASUREMENTS ON SIO2-FILMS FOR THICKNESSES UNDER 200-A
|
HO, JH; LEE, CL; JEN, CW; LEI, TF |
| 國立交通大學 |
2014-12-08T15:06:02Z |
SIMULATABLE TIMING MODEL FOR MOS LOGIC-CIRCUIT
|
JOU, SJ; SHEN, WZ; JEN, CW; LEE, CL |
| 國立交通大學 |
2014-12-08T15:05:56Z |
DESIGN OF A SYSTOLIC ARRAY SYSTEM FOR LINEAR STATE-EQUATIONS
|
JOU, SJ; JEN, CW |
| 國立交通大學 |
2014-12-08T15:05:45Z |
DESIGN OF ALGORITHM-BASED FAULT-TOLERANT VLSI ARRAY PROCESSOR
|
LIU, CM; JEN, CW |
| 國立交通大學 |
2014-12-08T15:05:43Z |
MULTI-DIMENSIONAL PARALLEL COMPUTING STRUCTURES FOR REGULAR ITERATIVE ALGORITHMS
|
JEN, CW; KWAI, DM |
| 國立交通大學 |
2014-12-08T15:05:35Z |
REDUNDANCY DESIGN FOR A FAULT TOLERANT SYSTOLIC ARRAY
|
WANG, JJ; JEN, CW |
| 國立交通大學 |
2014-12-08T15:05:33Z |
DESIGN OF ONE-DIMENSIONAL SYSTOLIC-ARRAY SYSTEMS FOR LINEAR STATE-EQUATIONS
|
JEN, CW; JOU, SJ |
| 國立交通大學 |
2014-12-08T15:05:01Z |
BIT-SLICED MEDIAN FILTER DESIGN BASED ON MAJORITY GATE
|
LEE, CL; JEN, CW |
| 國立交通大學 |
2014-12-08T15:05:00Z |
DATA FLOW REPRESENTATION OF ITERATIVE ALGORITHMS FOR SYSTOLIC ARRAYS
|
JEN, CW; KWAI, DM |
| 國立交通大學 |
2014-12-08T15:04:50Z |
ON THE DESIGN OF VLSI ARRAYS FOR DISCRETE FOURIER-TRANSFORM
|
LIU, CM; JEN, CW |
| 國立交通大學 |
2014-12-08T15:04:46Z |
THE EFFICIENT MEMORY-BASED VLSI ARRAY DESIGNS FOR DFT AND DCT
|
GUO, JI; LIU, CM; JEN, CW |
| 國立交通大學 |
2014-12-08T15:04:44Z |
A PARALLEL ADAPTIVE ALGORITHM FOR MOVING TARGET DETECTION AND ITS VLSI ARRAY REALIZATION
|
LIU, CM; JEN, CW |
| 國立交通大學 |
2014-12-08T15:04:40Z |
A NEW ARRAY ARCHITECTURE FOR PRIME-LENGTH DISCRETE COSINE TRANSFORM
|
GUO, JI; LIU, CM; JEN, CW |
| 國立交通大學 |
2014-12-08T15:04:24Z |
ON THE DESIGN AUTOMATION OF THE MEMORY-BASED VLSI ARCHITECTURES FOR FIR FILTERS
|
LEE, HR; JEN, CW; LIU, CM |
| 國立交通大學 |
2014-12-08T15:04:22Z |
BINARY PARTITION ALGORITHMS AND VLSI ARCHITECTURES FOR MEDIAN AND RANK ORDER FILTERING
|
LEE, CL; JEN, CW |
| 國立交通大學 |
2014-12-08T15:03:57Z |
CMOS THRESHOLD GATE AND NETWORKS FOR ORDER STATISTIC FILTERING
|
LEE, CL; JEN, CW |
| 國立交通大學 |
2014-12-08T15:03:48Z |
EFFICIENT TIME-DOMAIN SYNTHESIS OF PIPELINED RECURSIVE FILTERS
|
LAN, CP; JEN, CW |
| 國立交通大學 |
2014-12-08T15:03:25Z |
A NOVEL CORDIC-BASED ARRAY ARCHITECTURE FOR THE MULTIDIMENSIONAL DISCRETE HARTLEY TRANSFORM
|
GUO, JI; LIU, CM; JEN, CW |
| 國立交通大學 |
2014-12-08T15:03:15Z |
A LOW-COST RASTER ENGINE FOR VIDEO GAME, MULTIMEDIA PC AND INTERACTIVE TV
|
CHEN, CL; LIANG, BS; JEN, CW |
| 國立交通大學 |
2014-12-08T15:03:14Z |
SCALABLE ARRAY ARCHITECTURE DESIGN FOR FULL SEARCH BLOCK MATCHING
|
CHANG, SF; HWANG, JH; JEN, CW |
| 國立交通大學 |
2014-12-08T15:03:08Z |
UNIFIED ARRAY ARCHITECTURE FOR DISCRETE COSINE TRANSFORM, SINE TRANSFORM AND THEIR INVERSES
|
GUO, JI; CHEN, CS; JEN, CW |
| 國立交通大學 |
2014-12-08T15:02:42Z |
VASS - A VLSI array system synthesizer
|
Yeh, JW; Cheng, WJ; Jen, CW |
| 國立交通大學 |
2014-12-08T15:02:26Z |
Low power design for MPEG-2 video decoder
|
Lin, CH; Chen, CM; Jen, CW |
| 國立交通大學 |
2014-12-08T15:02:24Z |
A new hardware-efficient architecture for programmable FIR filters
|
Lee, HR; Jen, CW; Liu, CM |
| 國立交通大學 |
2014-12-08T15:02:09Z |
Dynamic analysis of a two-gyro Anschutz compass
|
Ge, ZM; Jen, CW; Ku, FN |
| 國立交通大學 |
2014-12-08T15:01:44Z |
On-chip memory module designs for video-signal processing
|
Chang, TS; Jen, CW |
| 國立交通大學 |
2014-12-08T15:01:35Z |
A multiplierless reconfigurable resizer for multi-window image display
|
Huang, CM; Chang, TS; Jen, CW |
顯示項目 56-105 / 106 (共3頁)
<< < 1 2 3 > >>
每頁顯示[10|25|50]項目
|
