|
English
|
正體中文
|
简体中文
|
總筆數 :0
|
|
造訪人次 :
51917326
線上人數 :
1240
教育部委託研究計畫 計畫執行:國立臺灣大學圖書館
|
|
|
"jen cw"的相關文件
顯示項目 31-40 / 106 (共11頁)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每頁顯示[10|25|50]項目
| 國立交通大學 |
2014-12-08T15:35:06Z |
A multisymbol context-based arithmetic coding architecture for MPEG-4 shape coding
|
Lee, KB; Lin, JY; Jen, CW |
| 國立交通大學 |
2014-12-08T15:27:57Z |
A NOVEL MEMORY ARCHITECTURE FOR VIDEO SIGNAL PROCESSOR
|
HUNG, JS; LIN, CH; JEN, CW |
| 國立交通大學 |
2014-12-08T15:27:49Z |
A hardware-efficient architecture for 3-D graphics processor
|
Liang, BS; Nieh, YC; Niou, YP; Jen, CW; Chuang, G |
| 國立交通大學 |
2014-12-08T15:27:49Z |
HARDWARE SHARING IN TREE-STRUCTURE QMF BANKS
|
LEE, HR; JEN, CW |
| 國立交通大學 |
2014-12-08T15:27:49Z |
A RASTER ENGINE FOR COMPUTER GRAPHICS AND IMAGE COMPOSITION
|
CHEN, CL; LIN, CH; LEE, HR; JEN, CW |
| 國立交通大學 |
2014-12-08T15:27:38Z |
The IC design of a high speed RSA processor
|
Yang, CC; Jen, CW; Chang, TS |
| 國立交通大學 |
2014-12-08T15:27:37Z |
The IDCT processor on the Adder-Based distributed arithmetic
|
Chen, CS; Chang, TS; Jen, CW |
| 國立交通大學 |
2014-12-08T15:27:33Z |
A programmable concurrent video signal processor
|
Chen, CC; Jen, CW |
| 國立交通大學 |
2014-12-08T15:27:27Z |
An area and time efficient adder for multiple additions with different word-length
|
Liang, BS; Nieh, YC; Jen, CW |
| 國立交通大學 |
2014-12-08T15:27:23Z |
A novel recursive digital filter based on signed digit distributed arithmetic
|
Su, CL; Hwang, YT; Jen, CW |
顯示項目 31-40 / 106 (共11頁)
<< < 1 2 3 4 5 6 7 8 9 10 > >>
每頁顯示[10|25|50]項目
|
