|
English
|
正體中文
|
简体中文
|
Total items :2819103
|
|
Visitors :
28462112
Online Users :
672
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"jiang hc"
Showing items 1-10 of 15 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
| 國立交通大學 |
2019-04-02T06:04:42Z |
Active device under bond pad to save I/O layout for high-pin-count SOC
|
Ker, MD; Peng, JJ; Jiang, HC |
| 國立交通大學 |
2014-12-08T15:46:55Z |
A 2-D velocity- and direction-selective sensor with BJT-based silicon retina and temporal zero-crossing detector
|
Jiang, HC; Wu, CY |
| 國立交通大學 |
2014-12-08T15:46:30Z |
An improved BJT-based silicon retina with tunable image smoothing capability
|
Wu, CY; Jiang, HC |
| 國立交通大學 |
2014-12-08T15:43:54Z |
In the blink of a silicon eye
|
Cheng, CH; Wu, CY; Sheu, B; Lin, LJ; Huang, KH; Jiang, HC; Yen, WC; Hsiao, CW |
| 國立交通大學 |
2014-12-08T15:43:10Z |
Design on the low-capacitance bond pad for high-frequency I/O circuits in CMOS technology
|
Ker, MD; Jiang, HC; Chang, CY |
| 國立交通大學 |
2014-12-08T15:27:53Z |
AN ON-CHIP ESD PROTECTION CIRCUIT WITH COMPLEMENTARY SCR STRUCTURES FOR SUBMICRON CMOS ICS
|
KER, MD; WU, CY; JIANG, HC; LEE, CY; KO, J; HSUE, P |
| 國立交通大學 |
2014-12-08T15:27:18Z |
The BJT-based silicon-retina sensory system for direction- and velocity-selective sensing
|
Jiang, HC; Wu, CY |
| 國立交通大學 |
2014-12-08T15:27:06Z |
Design of low-capacitance bond pad for high-frequency I/O applications in CMOS integrated circuits
|
Ker, MD; Jiang, HC; Chang, CY |
| 國立交通大學 |
2014-12-08T15:26:50Z |
Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's
|
Ker, MD; Jiang, HC; Peng, JJ; Shieh, TL |
| 國立交通大學 |
2014-12-08T15:26:50Z |
ESD test methods on integrated circuits: An overview
|
Ker, MD; Peng, JH; Jiang, HC |
Showing items 1-10 of 15 (2 Page(s) Totally)
1 2 > >>
View [10|25|50] records per page
|
