English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  51270764    Online Users :  497
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"jih ching chiu"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 16-25 of 30  (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page

Institution Date Title Author
國立中山大學 2006-12 A Superscalar Dual-Core Architecture for ARM ISA Jih-Ching Chiu;Yu-Liang Chou;Po-Kai Chen
國立中山大學 2006-03 An Instruction Scheduling Algorithm and Loop Elimination Methodology for DVBT DSP Jih-ching Chiu;Jou-you Chen
國立中山大學 2005-11 Design of a DSP for Improving FFT Computing with the Vectorized Mechanisms Te-Shin Yang;Chun-Hsien Lee;Jih-Ching Chiu
國立中山大學 2005-10 FMRPU: Design of Fine-grain Multi-context Reconfigurable Processing Unit Jih-ching Chiu;Ren-Bang Lin
國立中山大學 2003-03 Vectorized Code Scheduling Method for the FFT Algorithm in VLIW Architecture Te-Shin Yang;Jih-Ching Chiu
國立中山大學 2003 Data Item Placement for Load and Storage Balancing Yung-Cheng Ma;Jih-Ching Chiu;Tien-Fu Chen;Chung-Ping Chung
國立中山大學 2002 Design of Instruction Address Queue for High Degree X86 Superscalar Architectures Jih-Ching Chiu;Michael Jin-Yi Wang;Chung-Ping Chung
國立中山大學 2001 High-Bandwidth X86 Instruction Fetching Based on Instruction Pointer Table Jih-Ching Chiu;Chung-Ping Chung
國立中山大學 2000-12 The Fetch Mechanism Issue Of X86 Superscalar Processors with Fetch Rules Jih-Ching Chiu;Chung-Ping Chung
國立中山大學 2000-12 Improving ILP with Semantic Analyzer for Loop Unrolling in x86 Architectures Jih-Ching Chiu;Zh-Lung Chen;Jean Jyh-Jiun Shann

Showing items 16-25 of 30  (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page