English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  53312636    Online Users :  767
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"jih ching chiu"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 11-20 of 30  (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page

Institution Date Title Author
國立中山大學 2009 以ZigBee 無線網路為背景之遠端監控系統之設計與實現 邱日清; Jih-Ching Chiu
國立中山大學 2008-08 Designs of the Basic Block Reassembling Instruction Stream Buffer for X86 ISA Jih-Ching Chiu;Yu-Liang Chou;Ta-Li Yeh;Tseng-Kuei Lin
國立中山大學 2008-05 The Multi-context Reconfigurable Processing Unit for Fine-grain Computing Jih-Ching Chiu;Yu-Liang Chou;Ren-Bang Lin
國立中山大學 2007-08 Register Processor for MMX instructions Jih-Ching Chiu;Shou-Xi Hong;Kai-Ming Yang
國立中山大學 2007-08 Compact Dual-Core Architecture Jih-Ching Chiu;Yu-Liang Chou
國立中山大學 2006-12 A Superscalar Dual-Core Architecture for ARM ISA Jih-Ching Chiu;Yu-Liang Chou;Po-Kai Chen
國立中山大學 2006-03 An Instruction Scheduling Algorithm and Loop Elimination Methodology for DVBT DSP Jih-ching Chiu;Jou-you Chen
國立中山大學 2005-11 Design of a DSP for Improving FFT Computing with the Vectorized Mechanisms Te-Shin Yang;Chun-Hsien Lee;Jih-Ching Chiu
國立中山大學 2005-10 FMRPU: Design of Fine-grain Multi-context Reconfigurable Processing Unit Jih-ching Chiu;Ren-Bang Lin
國立中山大學 2003-03 Vectorized Code Scheduling Method for the FFT Algorithm in VLIW Architecture Te-Shin Yang;Jih-Ching Chiu

Showing items 11-20 of 30  (3 Page(s) Totally)
<< < 1 2 3 > >>
View [10|25|50] records per page