臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

關於TAIR
	計畫說明

瀏覽
	典藏機構
	作者
	題名
	日期
	統計圖表
	機構即時統計
	學術趨勢

消息
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

著作權
	出版社及期刊政策查詢
	TAIR著作權會議記錄

相關連結
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"jiun lang huang"的相關文件

回到依作者瀏覽
依題名排序	依日期排序

顯示項目 76-100 / 111 (共5頁)
<< < 1 2 3 4 5 > >>
每頁顯示[10|25|50]項目

機構	日期	題名	作者
臺大學術典藏	2018-09-10T07:43:04Z	Analog-to-Digital Converter	Jiun-Lang Huang;Jui-Jer Huang;Chuan-Che Lee; Jiun-Lang Huang; Jui-Jer Huang; Chuan-Che Lee; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:43:03Z	A DfT Technique for Diagnosing Integrator Leakage of Single-Bit First-Order Delta-Sigma Modulator Using DC Input	X.-L. Huang;C.-Y. Yang;J.-L. Huang; X.-L. Huang; C.-Y. Yang; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:43:03Z	Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment	M.-F. Wu;J.-L. Huang;X. Wen;K. Miyase; M.-F. Wu; J.-L. Huang; X. Wen; K. Miyase; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:43:03Z	LPTest: A Flexible Low-Power Test Pattern Generator	M.-F. Wu;K.-S. Hu;J.-L. Huang; M.-F. Wu; K.-S. Hu; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:43:03Z	Specification back-propagation and its application to fault simulation of analog/mixed-signal circuits	J. L. Huang; C. Y. Pan; K. T. (Tim) Cheng; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:43:03Z	Characterizing Integrator Leakage of Single-Bit DS Modulator Using DC Input	X.-L. Huang;Y.-C. Yu;J.-L. Huang; X.-L. Huang; Y.-C. Yu; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:43:02Z	Ch. 8 Logic and Circuit Simulation	J.-L. Huang;C.-K. Koh;S. F. Cauley; J.-L. Huang; C.-K. Koh; S. F. Cauley; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:09:33Z	On Optimizing Fault Coverage, Pattern Count, and ATPG Run Time Using A Hybrid Single-Capture Scheme for Testing Scan Designs	Shianling Wu; Laung-Terng Wang; Zhigang Jiang; Jiayong Song; Boryau Sheu; Xiaoqing Wen; James C.-M. Li; Jiun-Lang Huang; Ravi Apte; CHIEN-MO LI
臺大學術典藏	2018-09-10T07:09:28Z	Reducing Power Supply Noise in Linear-Decompressor-Based Test Data Compression Environment for At-Speed Testing	M.-F. Wu; J.-L. Huang; X. Wen; K. Miyase; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:09:28Z	Testing LCD Source Driver IC with Built-On-Scribe-Line Test Circuitry	J.-J. Huang;J.-L. Huang; J.-J. Huang; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:09:28Z	PHS-Fill: A Low Power Supply Noise Test Pattern Generation Technique for At-Speed Testing in Huffman Coding Test Compression Environment	Y.-T. Lin;M.-F. Wu;J.-L. Huang; Y.-T. Lin; M.-F. Wu; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:09:28Z	A Segmented a-Si Gate Driver Design for Power Reduction and Floating Gate Line Stabilization	P.-H. Chiu;J.-L. Huang; P.-H. Chiu; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:09:27Z	A Self-Testing and Calibration Technique for Current-Steering DACs	Y.-L. Ma; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T07:09:27Z	Design of a Fault Tolerant Carry Lookahead Adder	C.-Y. Huang, T.-H. Ko; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T06:37:50Z	A Low Cost Spectral Power Extraction Technique for RF Transceiver Testing	T.-L. Hung; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T06:37:50Z	An Efficient Peak Power Reduction Technique for Scan Testing	M.-F. Wu; K.-S. Hu; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T06:03:14Z	A routability constrained scan chain ordering technique for test power reduction	X.-L. Huang; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T06:03:14Z	A period tracking based on-chip sinusoidal jitter extraction technique	C.-Y. Kuo; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T06:03:14Z	An On-Chip Jitter Generation Technique for SerDes Jitter Tolerance Testing	S.-W. Chang; J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T06:03:14Z	A Random Jitter Extraction Technique in the Presence of Sinusoidal Jitter	J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T06:03:13Z	On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines	J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T05:29:18Z	A Fabrication Process Variation Based Approach to Evaluate Design-for-Test Techniques	Y. R. Chen; J. L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T05:29:18Z	An On-Chip Random Jitter Testing Technique Using Low Tap-Count Delay Lines	J. L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T05:29:18Z	Random jitter testing using low tap-count delay lines	J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T04:59:50Z	An Infrastructure IP for On-Chip Clock Jitter Measurement	J. J. Huang; J. L. Huang; JIUN-LANG HUANG

顯示項目 76-100 / 111 (共5頁)
<< < 1 2 3 4 5 > >>
每頁顯示[10|25|50]項目

	English \| 正體中文 \| 简体中文 \| 總筆數 :0
	造訪人次 : 50988437 線上人數 : 765 教育部委託研究計畫計畫執行:國立臺灣大學圖書館