臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

	English \| 正體中文 \| 简体中文 \| 2856565
	???header.visitor??? : 53408378 ???header.onlineuser??? : 690 ???header.sponsordeclaration???

???search.scope???

???search.advance???

???search.login???

???search.administrator???

臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)

???ui.leftmenu.abouttair???
	???ui.leftmenu.explanation???

???ui.leftmenu.bartitle???
	Repositories
	Author
	Title
	Date
	???ui.leftmenu.statisticschart???
	???ui.leftmenu.realtimefacts???
	???ui.leftmenu.trend???

???index.news???
	2019臺灣學術機構典藏研討會
	機構典藏系統RC7版本已發佈

???ui.leftmenu.copyrighttitle???
	???ui.leftmenu.copyrightpublisher???
	???ui.leftmenu.copyrightconference???

???ui.leftmenu.link???
	機構典藏計畫網站
	ROAR
	OpenDOAR
	SHERPA
	OAIster
	JAIRO
	Ira
	DSPACE
	RWWR
	臺大學術典藏NTU Scholars

"jiun lang huang"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1???	???jsp.browse.items-by-author.order2???

Showing items 96-111 of 111 (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page

Institution	Date	Title	Author
臺大學術典藏	2018-09-10T06:03:13Z	On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines	J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T05:29:18Z	A Fabrication Process Variation Based Approach to Evaluate Design-for-Test Techniques	Y. R. Chen; J. L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T05:29:18Z	An On-Chip Random Jitter Testing Technique Using Low Tap-Count Delay Lines	J. L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T05:29:18Z	Random jitter testing using low tap-count delay lines	J.-L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T04:59:50Z	An Infrastructure IP for On-Chip Clock Jitter Measurement	J. J. Huang; J. L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T04:36:02Z	A Delay-Line Based On-Chip Jitter Measurement Technique	J. J. Huang; J. L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T04:36:02Z	A Low-Cost Jitter Measurement Technique for BIST Applications	J. J. Huang; J. L. Huang; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T04:15:41Z	Testing Second-Order Delta-Sigma Modulators using Pseudo-Random Patterns	C. K. Ong; J. L. Huang; K. T. Cheng; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T04:15:41Z	On-Chip Analog Response Extraction with 1-Bit Sigma-Delta Modulators	H. C. Hong; J. L. Huang; K. T. Cheng; C. W. Wu; JIUN-LANG HUANG
臺大學術典藏	2018-09-10T03:50:56Z	An on-chip short-time interval measurement technique for testing high-speed communication links	J.L. Huang; K.T. Cheng; JIUN-LANG HUANG
臺大學術典藏	2014-09	逐次逼近暫存器類比數位轉換器及其線性度校正的方法	JIUN-LANG HUANG; ��; ��T��; �L��w; �d��o; JIUN-LANG HUANG
臺大學術典藏	2014-09	逐次逼近暫存器類比數位轉換器及其線性度校正的方法	JIUN-LANG HUANG; ��; ��T��; �L��w; �d��o; JIUN-LANG HUANG
臺大學術典藏	2014-02	生成裝置、判別方法、生成方法及びプログラム	JIUN-LANG HUANG; �c�u�T��; �ž�C; \|��T��; �d�s�; JIUN-LANG HUANG
臺大學術典藏	2014-02	生成裝置、判別方法、生成方法及びプログラム	JIUN-LANG HUANG; �c�u�T��; �ž�C; \|��T��; �d�s�; JIUN-LANG HUANG
臺大學術典藏	2013-03	A Low-Cost Error Tolerance Scheme for 3-D CMOS Imagers	D.-M. Kwai; K.-T. Cheng; C.-W. Wu; JIUN-LANG HUANG; J.-L. Huang; H.-M. Chang; H.-M. Chang;J.-L. Huang;D.-M. Kwai;K.-T. Cheng;C.-W. Wu
臺大學術典藏	2007-01	Chap. 11 Software-Based Self-Testing	J.-L. Huang; K.-T. Cheng; JIUN-LANG HUANG

Showing items 96-111 of 111 (5 Page(s) Totally)
<< < 1 2 3 4 5 > >>
View [10|25|50] records per page