|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51148165
Online Users :
678
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"jou jing yang"
Showing items 106-110 of 110 (3 Page(s) Totally)
<< < 1 2 3
View [10|25|50] records per page
| 國立臺灣大學 |
2003 |
Inductance Modeling for On-Chip Interconnects
|
Tu, Shang-Wei; Shen, Wen-Zen; Chang, Yao-Wen; Chen, Tai-Chen; Jou, Jing-Yang |
| 臺大學術典藏 |
2003 |
Inductance Modeling for On-Chip Interconnects
|
Chen, Tai-Chen; Jou, Jing-Yang; Tu, Shang-Wei; Shen, Wen-Zen; Chang, Yao-Wen; Chen, Tai-Chen; Jou, Jing-Yang; Tu, Shang-Wei; Shen, Wen-Zen; Chang, Yao-Wen |
| 國立臺灣大學 |
2000 |
Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing
|
Jiang, Iris Hui-Ru; Chang, Yao-Wen; Jou, Jing-Yang |
| 國立臺灣大學 |
1996-11 |
An efficient PRPG strategy by utilizing essential faults
|
Huang, Li-Ren; Jou, Jing-Yang; Kuo, Sy-Yen |
| 國立臺灣大學 |
1996-11 |
Easily testable data path allocation using input/output registers
|
Huang, Li-Ren; Jou, Jing-Yang; Kuo, Sy-Yen; Liao, Wen-Bin |
Showing items 106-110 of 110 (3 Page(s) Totally)
<< < 1 2 3
View [10|25|50] records per page
|
