English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  51051960    ???header.onlineuser??? :  1308
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"jou jing yang"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 6-15 of 110  (11 Page(s) Totally)
1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2017-04-21T06:50:05Z Accelerating Dynamic Peak Power Analysis Using An Essential-Signal-Based Methodology Shih, Che-Hua; Yen, Chia-Chih; Lin, Shen-Tien; Lin, Hermes; Jou, Jing-Yang
國立交通大學 2017-04-21T06:49:52Z Chain-Based Pin Count Minimization for General-Purpose Digital Microfluidic Biochips Lei, Yung-Chun; Hsu, Chen-Shing; Huang, Juinn-Dar; Jou, Jing-Yang
國立交通大學 2017-04-21T06:49:29Z Resource-Aware Functional ECO Patch Generation Cheng, An-Che; Jiang, Iris Hui-Ru; Jou, Jing-Yang
國立交通大學 2016-03-28T00:04:19Z Scalable Global Power Management Policy Based on Combinatorial Optimization for Multiprocessors Pan, Gung-Yu; Yang, Jed; Jou, Jing-Yang; Lai, Bo-Cheng Charles
國立交通大學 2015-12-02T02:59:21Z Power-Efficient Instancy Aware DRAM Scheduling Pan, Gung-Yu; Lai, Chih-Yen; Jou, Jing-Yang; Lai, Bo-Cheng Charles
國立交通大學 2015-11-26T01:02:48Z 使用有效的電路刺激產生法與邏輯修正以加速產品上市時間之研究 鄭安哲; Cheng, An-Che; 江蕙如; 周景揚; Jiang, Hui-Ru; Jou, Jing-Yang
國立交通大學 2015-11-26T00:57:11Z 在多核心智慧型裝置上結合雲端運算及機器學習演算法所實現的電源管理策略 潘畊宇; Pan, Gung-Yu; 周景揚; 賴伯承; Jou, Jing-Yang; Lai, Bo-Cheng
國立交通大學 2015-07-21T11:21:09Z Reducing Contention in Shared Last-Level Cache for Throughput Processors Kuo, Hsien-Kai; Lai, Bo-Cheng Charles; Jou, Jing-Yang
國立交通大學 2015-07-21T11:21:09Z Efficient Coverage-Driven Stimulus Generation Using Simultaneous SAT Solving, with Application to SystemVerilog Cheng, An-Che; Yen, Chia-Chih (Jack); Val, Celina G.; Bayless, Sam; Hu, Alan J.; Jiang, Iris Hui-Ru; Jou, Jing-Yang
國立交通大學 2015-07-21T08:30:53Z A Read-Write Aware DRAM Scheduling for Power Reduction in Multi-Core Systems Lai, Chih-Yen; Pan, Gung-Yu; Kuo, Hsien-Kai; Jou, Jing-Yang

Showing items 6-15 of 110  (11 Page(s) Totally)
1 2 3 4 5 6 7 8 9 10 > >>
View [10|25|50] records per page