English  |  正體中文  |  简体中文  |  Total items :0  
Visitors :  53139515    Online Users :  202
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
About TAIR

Browse By

News

Copyright

Related Links

"jou jing yang"

Return to Browse by Author
Sorting by Title Sort by Date

Showing items 81-90 of 110  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-08T15:24:50Z Multiple-Fault Diagnosis Using Faulty-Region Identification Tasi, Meng-Jai; Chao, Mango C. -T.; Jou, Jing-Yang; Wu, Meng-Chen
國立交通大學 2014-12-08T15:24:37Z FSM-based transaction-level functional coverage for interface compliance verification Su, Man-Yun; Shih, Che-Hua; Huang, Juinn-Dar; Jou, Jing-Yang
國立交通大學 2014-12-08T15:24:37Z A real-time and bandwidth guaranteed arbitration algorithm for SoC bus communication Chen, Chien-Hua; Lee, Geeng-Wei; Huang, Juinn-Dar; Jou, Jing-Yang
國立交通大學 2014-12-08T15:24:33Z Thread Affinity Mapping for Irregular Data Access on Shared Cache GPGPU Kuo, Hsien-Kai; Chen, Kuan-Ting; Lai, Bo-Cheng Charles; Jou, Jing-Yang
國立交通大學 2014-12-08T15:22:04Z Performance-Driven Architectural Synthesis for Distributed Register-File Microarchitecture with Inter-Island Delay Huang, Juinn-Dar; Chen, Chia-I; Hsu, Wan-Ling; Lin, Yen-Ting; Jou, Jing-Yang
國立交通大學 2014-12-08T15:21:46Z Performance-Driven Architectural Synthesis for Distributed Register-File Microarchitecture Considering Inter-Island Delay Huang, Juinn-Dar; Chen, Chia-I; Hsu, Wan-Ling; Lin, Yen-Ting; Jou, Jing-Yang
國立交通大學 2014-12-08T15:21:44Z Design-for-Debug Layout Adjustment for FIB Probing and Circuit Editing Chen, Kuo-An; Chang, Tsung-Wei; Wu, Meng-Chen; Chao, Mango C. -T.; Jou, Jing-Yang; Chen, Sonair
國立交通大學 2014-12-08T15:21:18Z Mixed Non-Rectangular Block Packing for Non-Manhattan Layout Architectures Wu, Meng-Chen; Chen, Hung-Ming; Jou, Jing-Yang
國立交通大學 2014-12-08T15:21:18Z Equivalence Checking of Scheduling with Speculative Code Transformations in High-Level Synthesis Lee, Chi-Hui; Shih, Che-Hua; Huang, Juinn-Dar; Jou, Jing-Yang
國立交通大學 2014-12-08T15:16:40Z On-chip bus encoding for power minimization under delay constraint Lin, Tzu-Wei; Tu, Shang-Wei; Jou, Jing-Yang

Showing items 81-90 of 110  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page