English  |  正體中文  |  简体中文  |  0  
???header.visitor??? :  53145426    ???header.onlineuser??? :  818
???header.sponsordeclaration???
 
臺灣學術機構典藏系統 (Taiwan Academic Institutional Repository, TAIR)
???ui.leftmenu.abouttair???

???ui.leftmenu.bartitle???

???index.news???

???ui.leftmenu.copyrighttitle???

???ui.leftmenu.link???

"jou jing yang"???jsp.browse.items-by-author.description???

???jsp.browse.items-by-author.back???
???jsp.browse.items-by-author.order1??? ???jsp.browse.items-by-author.order2???

Showing items 91-100 of 110  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page

Institution Date Title Author
國立交通大學 2014-12-08T15:15:41Z RLC coupling-aware simulation and on-chip bus encoding for delay reduction Tu, Shang-Wei; Chang, Yao-Wen; Jou, Jing-Yang
國立交通大學 2014-12-08T15:15:32Z An optimum algorithm for compacting error traces for efficient design error debugging Yen, Chia-Chih; Jou, Jing-Yang
國立交通大學 2014-12-08T15:15:02Z A tableless approach for high-level power modeling using neural networks Hsu, Chih-Yang; Hsieh, Wen-Tsan; Liu, Chien-Nan Jimmy; Jou, Jing-Yang
國立交通大學 2014-12-08T15:13:35Z Observability analysis on HDL descriptions for effective functional validation Jiang, Tai-Ying; Liu, Chien-Nan Jimmy; Jou, Jing-Yang
國立交通大學 2014-12-08T15:13:33Z Hybrid word-length optimization methods of pipelined FFT processors Wang, Cheng-Yeh; Kuo, Chih-Bin; Jou, Jing-Yang
國立交通大學 2014-12-08T15:11:01Z Verification of pin-accurate port connections Lee, Geeng-Wei; Huang, Juinn-Dar; Wang, Chun-Yao; Jou, Jing-Yang
國立交通大學 2014-12-08T15:10:04Z Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging Jiang, Tai-Ying; Liu, Chien-Nan Jimmy; Jou, Jing-Yang
國立交通大學 2014-12-08T15:08:23Z A precise bandwidth control arbitration algorithm for hard real-time SoC buses Lin, Bu-Ching; Lee, Geeng-Wei; Huang, Juinn-Dar; Jou, Jing-Yang
國立交通大學 2014-12-08T15:08:09Z Performance-Constrained Voltage Assignment in Multiple Supply Voltage SoC Floorplanning Wu, Meng-Chen; Lu, Ming-Ching; Chen, Hung-Ming; Jou, Jing-Yang
國立交通大學 2014-12-08T15:04:49Z A code generation algorithm of crosstalk-avoidance code with memory for low-power on-chip bus Cheng, Kuang-Chin; Jou, Jing-Yang

Showing items 91-100 of 110  (11 Page(s) Totally)
<< < 2 3 4 5 6 7 8 9 10 11 > >>
View [10|25|50] records per page