|
English
|
正體中文
|
简体中文
|
Total items :0
|
|
Visitors :
51217280
Online Users :
796
Project Commissioned by the Ministry of Education
Project Executed by National Taiwan University Library
|
|
|
|
Taiwan Academic Institutional Repository >
Browse by Author
|
"jou jy"
Showing items 16-25 of 67 (7 Page(s) Totally)
<< < 1 2 3 4 5 6 7 > >>
View [10|25|50] records per page
| 國立交通大學 |
2014-12-08T15:44:21Z |
Converter-free multiple-voltage scaling techniques for low-power CMOS digital design
|
Yeh, YJ; Kuo, SY; Jou, JY |
| 國立交通大學 |
2014-12-08T15:44:00Z |
Unified functional decomposition via encoding for FPGA technology mapping
|
Jiang, JH; Jou, JY; Huang, JD |
| 國立交通大學 |
2014-12-08T15:42:37Z |
On automatic-verification pattern generation for SoC with port-order fault model
|
Wang, CY; Tung, SW; Jou, JY |
| 國立交通大學 |
2014-12-08T15:42:08Z |
Bootstrap Monte Carlo with adaptive stratification for power estimation
|
Huang, HL; Jou, JY |
| 國立交通大學 |
2014-12-08T15:41:53Z |
An automorphic approach to verification pattern generation for SoC design verification using port-order fault model
|
Wang, CY; Tung, SW; Jou, JY |
| 國立交通大學 |
2014-12-08T15:41:36Z |
Automatic interconnection rectification for SoC design verification based on the port order fault model
|
Wang, CY; Tung, SW; Jou, JY |
| 國立交通大學 |
2014-12-08T15:41:17Z |
A design-for-verification technique for functional pattern reduction
|
Liu, CNJ; Chen, IL; Jou, JY |
| 國立交通大學 |
2014-12-08T15:41:09Z |
Inductance modeling for on-chip interconnects
|
Tu, SW; Shen, WZ; Chang, YW; Chen, TC; Jou, JY |
| 國立交通大學 |
2014-12-08T15:40:33Z |
An efficient power model for IP-level complex designs
|
Hsu, CY; Liu, CNJ; Jou, JY |
| 國立交通大學 |
2014-12-08T15:39:32Z |
A divide-and-conquer-based algorithm for automatic simulation vector generation
|
Yen, CC; Jou, JY; Chen, KC |
Showing items 16-25 of 67 (7 Page(s) Totally)
<< < 1 2 3 4 5 6 7 > >>
View [10|25|50] records per page
|
